Copyright © 2004, ZMD AG, Rev. 1.6, 2005-05-19

10/19

All rights reserved. The material contained herein may not be reproduced, adapted, merged, translated, stored, or used without the prior

written consent of the copyright owner. The Information furnished in this publication is preliminary and subject to changes without notice.

ZMD31020

Sensor Signal Conditioner

Datasheet

ZMD31020‘s analog output stage consists of an 11-bit resistor-string linear DAC, which converts the MSB-

portion of the corrected sensor signal, followed by an output buffer amplifier, designed for full supply voltage

resolution. The output voltage is ratiometric to the supply voltage (VDDA – VSSA).

Furthermore it exhibits low- and high-side scale limits; either limit is programmable and clamping to these limit

values is performed digitally by the CMC (see section 2.7 and the ZMD31020 Functional Description).

3.

ELECTRICAL SPECIFICATION

(all voltages referred to VSSA)

PARAMETER

SYMBOL

CONDITIONS

MIN

TYP

MAX

UNIT

Analog supply voltage

VDDA

-0.3

6.5

V

Digital supply voltage

VDD

to VSS

-0.3

6.5

V

Voltage at all digital I/O

to VSS

-0.3

V

Voltage at all analog I/O

-0.3

V

Guaranteed

ESD-immunity

at all pins, HBM

-2

2

kV

Guaranteed

latch-up immunity

at all pins

-100

100

mA

Storage temperature

-40

150

°C

Average storage- and

operation temperature for

15 years time of

operation

100

°C

PARAMETER

SYMBOL

CONDITIONS

MIN

TYP

MAX

UNIT

Supply voltage

VDDA = VDD

to VSSA = VSS

4.5

5

5.5

V

Ambient temperature

-40

125

°C

Bridge resistance

1

10

kΩ

Capacitance

between VDD = VDDA

and VSS = VSSA

100

220

470

nF

2.10 The Analog Output Stage

3.1

Absolute maximum ratings

3.2

Operating Conditions