| 数据搜索系统,热门电子元器件搜索 |
|
M24M01-R 数据表(PDF) 29 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
M24M01-R 数据表(HTML) 29 Page - STMicroelectronics |
|
29 / 47 page ![]() DocID12943 Rev 14 29/47 M24M01-R M24M01-DF DC and AC parameters 46 Table 15. 1 MHz AC characteristics Symbol Alt. Parameter Min. Max. Unit fC fSCL Clock frequency 0 1 MHz tCHCL tHIGH Clock pulse width high 300 - ns tCLCH tLOW Clock pulse width low 400 - ns tXH1XH2 tR Input signal rise time (1) 1. There is no min. or max. values for the input signal rise and fall times. It is however recommended by the I²C specification that the input signal rise and fall times be more than 20 ns and less than 120 ns when fC < 1 MHz. (1) ns tXL1XL2 tF Input signal fall time (1) (1) ns tQL1QL2(8) tF SDA (out) fall time - 120 ns tDXCX tSU:DAT Data in setup time 80 - ns tCLDX tHD:DAT Data in hold time 0 - ns tCLQX(2) 2. To avoid spurious Start and Stop conditions, a minimum delay is placed between SCL=1 and the falling or rising edge of SDA. tDH Data out hold time 50 - ns tCLQV(3) 3. tCLQV is the time (from the falling edge of SCL) required by the SDA bus line to reach either 0.3 VCC or 0.7 VCC, assuming that the Rbus × Cbus time constant is within the values specified in Figure 13. tAA Clock low to next data valid (access time) - 500 ns tCHDL tSU:STA Start condition setup time 250 - ns tDLCL tHD:STA Start condition hold time 250 - ns tCHDH tSU:STO Stop condition setup time 250 - ns tDHDL tBUF Time between Stop condition and next Start condition 500 - ns tWLDL(4)(8) 4. WC=0 set up time condition to enable the execution of a WRITE command. tSU:WC WC set up time (before the Start condition) 0 - µs tDHWH(5)(8) 5. WC=0 hold time condition to enable the execution of a WRITE command. tHD:WC WC hold time (after the Stop condition) 1 - µs tW tWR Write time - 5 ms tNS(6) 6. Characterized only, not tested in production. - Pulse width ignored (input filter on SCL and SDA) -50(7) 7. The previous products were specified with a tNS(max) longer than 50 ns, it should be noted that tNS(max)=50ns is the value defined by the I²C-bus specification. ns |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |