5CSEBA6U19C8ES datasheet(7/37 Pages) INTEL

7 / 37 page

Related Information

True LVDS Buffers in Devices, I/O Features in Cyclone V Devices

Provides the number of LVDS channels in each device package.

Package Plan

Table 5.

Package Plan for Cyclone V E Devices

Member

Code

M383

(13 mm)

M484

(15 mm)

U324

(15 mm)

F256

(17 mm)

U484

(19 mm)

F484

(23 mm)

F672

(27 mm)

F896

(31 mm)

GPIO

223

—

176

128

224

—

223

—

176

128

224

—

175

—

224

240

—

240

—

240

336

480

—

240

224

336

480

Cyclone V GX

This section provides the available options, maximum resource counts, and package

plan for the Cyclone V GX devices.

The information in this section is correct at the time of publication. For the latest

information and to get more details, refer to the Product Selector Guide.

Related Information

Product Selector Guide

Provides the latest information about Intel products.

Cyclone V Device Overview

683694 | 2018.05.07

Send Feedback

Cyclone V Device Overview

5CSEBA6U19C8ES 数据表(PDF) 7 Page - Intel Corporation

5CSEBA6U19C8ES 数据表(HTML) 7 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37

数据表下载