数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADC34RF52 数据表(PDF) 13 Page - Texas Instruments

部件名 ADC34RF52
功能描述  ADC34RF52 Quad Channel 14-bit 1.5-GSPS RF Sampling Data Converter
PDF  105 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

ADC34RF52 数据表(HTML) 13 Page - Texas Instruments

Back Button ADC34RF52 Datasheet HTML 9Page - Texas Instruments ADC34RF52 Datasheet HTML 10Page - Texas Instruments ADC34RF52 Datasheet HTML 11Page - Texas Instruments ADC34RF52 Datasheet HTML 12Page - Texas Instruments ADC34RF52 Datasheet HTML 13Page - Texas Instruments ADC34RF52 Datasheet HTML 14Page - Texas Instruments ADC34RF52 Datasheet HTML 15Page - Texas Instruments ADC34RF52 Datasheet HTML 16Page - Texas Instruments ADC34RF52 Datasheet HTML 17Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 105 page
background image
6.9 Timing Requirements (continued)
Maximum and minimum values are specified over the operating free-air temperature range and nominal supply voltages.
Typical values are specified at TA = 25°C, ADC sampling rate = 1.5 GSPS, Bypass mode, 50% clock duty cycle, AVDD18 =
1.8 V, AVDD12, CLKVDD, DVDD = 1.2 V, –1-dBFS differential input and dither DISABLED, unless otherwise noted
PARAMETER
TEST CONDITIONS
MIN
NOM
MAX
UNIT
SERIAL PROGRAMMING INTERFACE (SCLK, SEN, SDIO) - Input
fCLK(SCLK) Serial clock frequency
1
20
MHz
tSU(SEN)
SEN to rising edge of SCLK
10
ns
tH(SEN)
SEN from rising edge of SCLK
10
ns
tSU(SDIO)
SDIO to rising edge of SCLK
10
ns
tH(SDIO)
SDIO from rising edge of SCLK
10
ns
SERIAL PROGRAMMING INTERFACE (SDIO) - Output
t(OZD)
SDIO tri-state to driven
10
ns
t(ODZ)
SDIO data to tri-state
14
ns
t(OD)
SDIO valid from falling edge of SCLK
10
ns
TIMING: SYSREFP/M
ts(SYSREF)
Setup time, SYSREFP/M valid to rising edge
of CLKP/M
50
ps
th(SYSREF)
Hold time, SYSREFP/M valid to rising edge
of CLKP/M
50
ps
CML SERDES OUTPUTS: DOUT[0..7]P/M
fSerdes
Serdes bit rate
0.5
12.8
13.0
Gbps
RJ
Random jitter, RMS
RPAT, 6.4 Gbps
0.7
ps
RJ
Random jitter, RMS
RPAT, 12.8 Gbps
0.6
ps
DJ
Deterministic jitter, peak to peak
RPAT, 6.4 Gbps
8.9
ps
DJ
Deterministic jitter, peak to peak
RPAT, 12.8 Gbps
14.7
ps
TJ
Total jitter, peak to peak
RPAT, 6.4 Gbps
19.5
ps
TJ
Total jitter, peak to peak
RPAT, 12.8 Gbps
24
www.ti.com
ADC34RF52
SBASAI7 – MARCH 2023
Copyright © 2023 Texas Instruments Incorporated
Submit Document Feedback
13
Product Folder Links: ADC34RF52



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com