数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST72334J 数据表(PDF) 42 Page - STMicroelectronics

部件名 ST72334J
功能描述  8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY, ADC, 16-BIT TIMERS, SPI, SCI INTERFACES
PDF  125 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST72334J 数据表(HTML) 42 Page - STMicroelectronics

Back Button ST72334J Datasheet HTML 38Page - STMicroelectronics ST72334J Datasheet HTML 39Page - STMicroelectronics ST72334J Datasheet HTML 40Page - STMicroelectronics ST72334J Datasheet HTML 41Page - STMicroelectronics ST72334J Datasheet HTML 42Page - STMicroelectronics ST72334J Datasheet HTML 43Page - STMicroelectronics ST72334J Datasheet HTML 44Page - STMicroelectronics ST72334J Datasheet HTML 45Page - STMicroelectronics ST72334J Datasheet HTML 46Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 42 / 125 page
background image
ST72334J/N, ST72314J/N, ST72124J
42/125
6 ON-CHIP PERIPHERALS
6.1 I/O PORTS
6.1.1 Introduction
The I/O ports offer different functional modes:
– transfer of data through digital inputs and outputs
and for specific pins:
– external interrupt generation
– alternate signal input/output for the on-chip pe-
ripherals (SPI, SCI, TIMERs...).
An I/O port contains up to 8 pins. Each pin can be
programmed independently as digital input (with or
without interrupt generation) or digital output.
6.1.2 Functional Description
Each port is associated to 2 main registers:
– Data Register (DR)
– Data Direction Register (DDR)
and one optional register:
– Option Register (OR)
Each I/O pin may be programmed using the corre-
sponding register bits in DDR and OR registers: bit
X corresponding to pin X of the port. The same cor-
respondence is used for the DR register.
The following description takes into account the
OR register, for specific port which do not provide
this register refer to the I/O Port Implementation
section. The generic I/O block diagram is shown
on Figure 32
Input Modes
The input configuration is selected by clearing the
corresponding DDR register bit.
In this case, reading the DR register returns the
digital value applied to the external I/O pin.
Different input modes can be selected by software
through the OR register.
Note1: Writing the DR register modifies the latch
value but does not affect the pin status.
Note2: When switching from input to output mode,
the DR register has to be written first to drive the
correct level on the pin as soon as the ports is con-
figured as an output.
External interrupt function
When an I/O is configured in Input with Interrupt,
an event on this I/O can generate an external In-
terrupt request to the CPU.
Each pin can independently generate an Interrupt
request. The interrupt sensitivity is given inde-
pendently according to the description mentioned
in the Miscellaneous register.
Each external interrupt vector is linked to a dedi-
cated group of I/O port pins (see Interrupt section).
If more than one input pins are selected simultane-
ously as interrupt source, these are logically AND-
ed. For this reason if one of the interrupt pins is
tied low, it masks the other ones.
In case of a floating input with interrupt configura-
tion, special cares mentioned in the I/O port imple-
mentation section have to be taken.
Output Mode
The output configuration is selected by setting the
corresponding DDR register bit.
In this case, writing the DR register applies this
digital value to the I/O pin through the latch. Then
reading the DR register returns the previously
stored value.
Two different output modes can be selected by
software through the OR register: Output push-pull
and open-drain.
DR register value and output pin status:
Note: In this mode, interrupt function is disabled.
Alternate function
When an on-chip peripheral is configured to use a
pin, the alternate function is automatically select-
ed. This alternate function takes priority over the
standard I/O programming.
When the signal is coming from an on-chip periph-
eral, the I/O pin is automatically configured in out-
put mode (push-pull or open drain according to the
peripheral).
When the signal is going to an on-chip peripheral,
the I/O pin has to be configured in input mode. In
this case, the pin’s state is also digitally readable
by addressing the DR register.
Note: Input pull-up configuration can cause unex-
pected value at the input of the alternate peripheral
input. When an on chip peripheral use a pin as in-
put and output, this pin has to be configured in in-
put floating mode.
WARNING: The alternate function must not be ac-
tivated as long as the pin is configured as input
with interrupt, in order to avoid generating spurious
interrupts.
DR
Push-pu ll
Open-drain
0VSS
Vss
1VDD
Floating



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com