| 数据搜索系统,热门电子元器件搜索 |
|
ST72334J 数据表(PDF) 42 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST72334J 数据表(HTML) 42 Page - STMicroelectronics |
|
42 / 125 page ![]() ST72334J/N, ST72314J/N, ST72124J 42/125 6 ON-CHIP PERIPHERALS 6.1 I/O PORTS 6.1.1 Introduction The I/O ports offer different functional modes: – transfer of data through digital inputs and outputs and for specific pins: – external interrupt generation – alternate signal input/output for the on-chip pe- ripherals (SPI, SCI, TIMERs...). An I/O port contains up to 8 pins. Each pin can be programmed independently as digital input (with or without interrupt generation) or digital output. 6.1.2 Functional Description Each port is associated to 2 main registers: – Data Register (DR) – Data Direction Register (DDR) and one optional register: – Option Register (OR) Each I/O pin may be programmed using the corre- sponding register bits in DDR and OR registers: bit X corresponding to pin X of the port. The same cor- respondence is used for the DR register. The following description takes into account the OR register, for specific port which do not provide this register refer to the I/O Port Implementation section. The generic I/O block diagram is shown on Figure 32 Input Modes The input configuration is selected by clearing the corresponding DDR register bit. In this case, reading the DR register returns the digital value applied to the external I/O pin. Different input modes can be selected by software through the OR register. Note1: Writing the DR register modifies the latch value but does not affect the pin status. Note2: When switching from input to output mode, the DR register has to be written first to drive the correct level on the pin as soon as the ports is con- figured as an output. External interrupt function When an I/O is configured in Input with Interrupt, an event on this I/O can generate an external In- terrupt request to the CPU. Each pin can independently generate an Interrupt request. The interrupt sensitivity is given inde- pendently according to the description mentioned in the Miscellaneous register. Each external interrupt vector is linked to a dedi- cated group of I/O port pins (see Interrupt section). If more than one input pins are selected simultane- ously as interrupt source, these are logically AND- ed. For this reason if one of the interrupt pins is tied low, it masks the other ones. In case of a floating input with interrupt configura- tion, special cares mentioned in the I/O port imple- mentation section have to be taken. Output Mode The output configuration is selected by setting the corresponding DDR register bit. In this case, writing the DR register applies this digital value to the I/O pin through the latch. Then reading the DR register returns the previously stored value. Two different output modes can be selected by software through the OR register: Output push-pull and open-drain. DR register value and output pin status: Note: In this mode, interrupt function is disabled. Alternate function When an on-chip peripheral is configured to use a pin, the alternate function is automatically select- ed. This alternate function takes priority over the standard I/O programming. When the signal is coming from an on-chip periph- eral, the I/O pin is automatically configured in out- put mode (push-pull or open drain according to the peripheral). When the signal is going to an on-chip peripheral, the I/O pin has to be configured in input mode. In this case, the pin’s state is also digitally readable by addressing the DR register. Note: Input pull-up configuration can cause unex- pected value at the input of the alternate peripheral input. When an on chip peripheral use a pin as in- put and output, this pin has to be configured in in- put floating mode. WARNING: The alternate function must not be ac- tivated as long as the pin is configured as input with interrupt, in order to avoid generating spurious interrupts. DR Push-pu ll Open-drain 0VSS Vss 1VDD Floating |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |