数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

74LVC00APW 数据表(PDF) 2 Page - NXP Semiconductors

部件名 74LVC00APW
功能描述  Quad 2-input NAND gate
PDF  8 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  PHILIPS [NXP Semiconductors]
网页  http://www.nxp.com
标志 PHILIPS - NXP Semiconductors

74LVC00APW 数据表(HTML) 2 Page - NXP Semiconductors

  74LVC00APW Datasheet HTML 1Page - NXP Semiconductors 74LVC00APW Datasheet HTML 2Page - NXP Semiconductors 74LVC00APW Datasheet HTML 3Page - NXP Semiconductors 74LVC00APW Datasheet HTML 4Page - NXP Semiconductors 74LVC00APW Datasheet HTML 5Page - NXP Semiconductors 74LVC00APW Datasheet HTML 6Page - NXP Semiconductors 74LVC00APW Datasheet HTML 7Page - NXP Semiconductors 74LVC00APW Datasheet HTML 8Page - NXP Semiconductors  
Zoom Inzoom in Zoom Outzoom out
 2 / 8 page
background image
Philips Semiconductors
Product specification
74LVC00A
Quad 2-input NAND gate
2
1998 Apr 28
853-2017 19310
FEATURES
Wide supply range of 1.2V to 3.6V
Complies with JEDEC standard no. 8-1A
Inputs accept voltages up to 5.5V
CMOS low power consumption
Direct interface with TTL levels
5-volt tolerant inputs, for interfacing with 5-volt logic
DESCRIPTION
The 74LVC00A is a high-performance, low power, low-voltage,
Si-gate CMOS device and superior to most advanced CMOS
compatible TTL families.
Inputs can be driven from either 3.3 V or 5 V devices. This feature
allows the use of these devices as translators in a mixed 3.3 V/5 V
environment.
Schmitt-trigger action at all inputs makes the circuit tolerant for
slower input rise and fall times.
The 74LVC00A provides the 2-input NAND function.
QUICK REFERENCE DATA
GND = 0 V; Tamb = 25°C; tr =tf v2.5 ns
SYMBOL
PARAMETER
CONDITIONS
TYPICAL
UNIT
tPHL
tPLH
Propagation delay
nA, nB to nY
CL = 50 pF;
VCC = 3.3 V
3.0
ns
CI
Input capacitance
5.0
pF
CPD
Power dissipation capacitance per gate
VI = GND to VCC1
28
pF
NOTES:
1. CPD is used to determine the dynamic power dissipation (PD in µW)
PD = CPD
VCC2 x fi ) (CL
VCC2
fo) where:
fi = input frequency in MHz; CL = output load capacity in pF;
fo = output frequency in MHz; VCC = supply voltage in V;
(CL
VCC2
fo) = sum of the outputs.
ORDERING INFORMATION
PACKAGES
TEMPERATURE RANGE
OUTSIDE NORTH AMERICA
NORTH AMERICA
DWG NUMBER
14-Pin Plastic SO
–40
°C to +85°C
74LVC00A D
74LVC00A D
SOT108-1
14-Pin Plastic SSOP Type II
–40
°C to +85°C
74LVC00A DB
74LVC00A DB
SOT337-1
14-Pin Plastic TSSOP Type I
–40
°C to +85°C
74LVC00A PW
74LVC00APW DH
SOT402-1
PIN CONFIGURATION
14
13
12
11
10
9
8
7
6
5
4
3
2
1
GND
VCC
3B
3A
3Y
4Y
4B
4A
1A
1B
2Y
1Y
2A
2B
SY00034
LOGIC SYMBOL (IEEE/IEC)
1
2
3
4
5
6
8
9
10
11
12
13
&
&
&
&
SV00378
LOGIC SYMBOL
1A
1B
2A
2B
3A
1Y
3B
4A
4B
2Y
3Y
4Y
3
6
8
11
1
2
4
5
9
10
12
13
SY00035
PIN DESCRIPTION
PIN
NUMBER
SYMBOL
NAME AND FUNCTION
1, 4, 9, 12
1A – 4A
Data inputs
2, 5, 10, 13
1B – 4B
Data inputs
3, 6, 8, 11
1Y – 4Y
Data outputs
7
GND
Ground (0 V)
14
VCC
Positive supply voltage



Html Pages

1 2 3 4 5 6 7 8


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com