IDT74LVC4245A datasheet(2/8 Pages) IDT

2 / 8 page

INDUSTRIALTEMPERATURERANGE

IDT74LVC4245A

CMOS OCTAL BUS TRANSCEIVER AND 3.3V TO 5V SHIFTER

PIN CONFIGURATION

SOIC/ SSOP/ QSOP/ TSSOP

TOP VIEW

Pin Names

Description

Output Enable Input (Active LOW)

DIR

Direction Control Input

A x

Port A Inputs or 3-State Outputs

B x

Port B Inputs or 3-State Outputs

PIN DESCRIPTION

GND

DIR

GND

VCCB (3.3V)

GND

(5V) VCCA

NOTE:

1. H = HIGH Voltage Level

L = LOW Voltage Level

X = Don’t Care

Inputs

DIR

Outputs

Bus B Data to Bus A

Bus A Data to Bus B

High Z state

FUNCTION TABLE(1)

NOTES:

1. As applicable to the device type.

2. For A port only.

3. For B port only.

Symbol

Parameter(1)

Conditions

Typ. Max. Unit

CIN

Input Capacitance

VIN = 0V or VCCA

5—

VCCA = Open

CI/O

I/O Port Capacitance(2) VOUT = VCCA or GND

—

VCCA = 5V

CI/O

I/O Port Capacitance(3) VIN = VCCB or GND

—

VCCB = 3.3V

CAPACITANCE (TA= +25°C, F = 1.0MHz)

ABSOLUTE MAXIMUM RATINGS

FOR VCCB OR VCCB(1)

Symbol

Description

Max

Unit

VTERM

Terminal Voltage with Respect to GND

–0.5 to +6.5

TSTG

Storage Temperature

–65 to +150

°C

IOUT

DC Output Current

–50 to +50

IIK

Continuous Clamp Current,

–50

IOK

VI < 0 or VO < 0

ICC

Continuous Current through each

±100

ISS

VCC or GND

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause

permanent damage to the device. This is a stress rating only and functional operation

of the device at these or any other conditions above those indicated in the operational

sections of this specification is not implied. Exposure to absolute maximum rating

conditions for extended periods may affect reliability.

IDT74LVC4245A 数据表(PDF) 2 Page - Integrated Device Technology

IDT74LVC4245A 数据表(HTML) 2 Page - Integrated Device Technology

Html Pages

1 2 3 4 5 6 7 8

数据表下载