数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

831742I 数据表(PDF) 2 Page - Renesas Technology Corp

部件名 831742I
功能描述  4:2 Differential Clock/Data Multiplexer
PDF  21 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

831742I 数据表(HTML) 2 Page - Renesas Technology Corp

  831742I Datasheet HTML 1Page - Renesas Technology Corp 831742I Datasheet HTML 2Page - Renesas Technology Corp 831742I Datasheet HTML 3Page - Renesas Technology Corp 831742I Datasheet HTML 4Page - Renesas Technology Corp 831742I Datasheet HTML 5Page - Renesas Technology Corp 831742I Datasheet HTML 6Page - Renesas Technology Corp 831742I Datasheet HTML 7Page - Renesas Technology Corp 831742I Datasheet HTML 8Page - Renesas Technology Corp 831742I Datasheet HTML 9Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 21 page
background image
2
©2021 Renesas Electronics Corporation
R31DS0073EU0200 July 30, 2021
831742I Datasheet
Table 1. Pin Descriptions
NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.
Table 2. Pin Characteristics
Number
Name
Type
Description
1, 9, 15
GND
Power
Power supply ground.
2
CLK0
Input
Pulldown
Non-inverting clock/data input.
3
nCLK0
Input
Pulldown/Pullup
Inverting differential clock/data input. VDD/2 default when left floating.
4, 12,
16, 21
VDD
Power
Positive power supply.
5
CLK1
Input
Pulldown
Non-inverting clock/data input.
6
nCLK1
Input
Pulldown/Pullup
Inverting differential clock/data input. VDD/2 default when left floating.
7
CLK2
Input
Pulldown
Non-inverting clock/data input.
8
nCLK2
Input
Pulldown/Pullup
Inverting differential clock/data input. VDD/2 default when left floating.
10
CLK3
Input
Pulldown
Non-inverting clock/data input.
11
nCLK3
Input
Pulldown/Pullup
Inverting differential clock/data input. VDD/2 default when left floating.
13
nOEA
Input
Pullup
Output enable for the QA output. See Table 3A for function.
LVCMOS/LVTTL interface levels.
14
nOEB
Input
Pullup
Output enable for the QB output. See Table 3B for function.
LVCMOS/LVTTL interface levels.
17, 18
QA, nQA
Output
Differential output pair. HCSL interface levels.
19, 20
QB, nQB
Output
Differential output pair. HCSL interface levels.
22, 24
SEL0, SEL1
Input
Pulldown
Differential clock/data Input select. See Table 3C for function.
LVCMOS/LVTTL interface levels.
23
IREF
Input
An external fixed precision resistor (475) from this pin to ground provides a
reference current used for the differential current-mode QX, nQX outputs.
Symbol
Parameter
Test Conditions
Minimum
Typical
Maximum
Units
CIN
Input Capacitance
4
pF
RPULLUP
Input Pullup Resistor
51
k
RPULLDOWN Input Pulldown Resistor
51
k



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com