数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STM8AF/P63AA 数据表(PDF) 81 Page - STMicroelectronics

部件名 STM8AF/P63AA
功能描述  Automotive 8-bit MCU, with up to 128-Kbyte Flash memory, data EEPROM, 10-bit ADC, timers, LIN, USART, SPI, I2C, 3 to 5.5 V
PDF  116 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STM8AF/P63AA 数据表(HTML) 81 Page - STMicroelectronics

Back Button STM8AF/P63AA Datasheet HTML 77Page - STMicroelectronics STM8AF/P63AA Datasheet HTML 78Page - STMicroelectronics STM8AF/P63AA Datasheet HTML 79Page - STMicroelectronics STM8AF/P63AA Datasheet HTML 80Page - STMicroelectronics STM8AF/P63AA Datasheet HTML 81Page - STMicroelectronics STM8AF/P63AA Datasheet HTML 82Page - STMicroelectronics STM8AF/P63AA Datasheet HTML 83Page - STMicroelectronics STM8AF/P63AA Datasheet HTML 84Page - STMicroelectronics STM8AF/P63AA Datasheet HTML 85Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 81 / 116 page
background image
DocID031156 Rev 1
81/116
STM8AF6388
Electrical characteristics
114
10.3.9
SPI interface
Unless otherwise specified, the parameters given in Table 39 are derived from tests
performed under ambient temperature, fMASTER frequency, and VDD supply voltage
conditions. tMASTER = 1/fMASTER.
Refer to I/O port characteristics for more details on the input/output alternate function
characteristics (NSS, SCK, MOSI, MISO).
Table 39. SPI characteristics
Symbol
Parameter
Conditions
Min
Max
Unit
fSCK
1/tc(SCK)
SPI clock frequency
Master mode
0
10
MHz
Slave mode
VDD < 4.5 V
0
6(1)
VDD = 4.5 V to 5.5 V
0
8(1)
tr(SCK)
tf(SCK)
SPI clock rise and fall time Capacitive load: C = 30 pF
-
25(2)
ns
tsu(NSS)(3) NSS setup time
Slave mode
4 * tMASTER
-
th(NSS)(3) NSS hold time
Slave mode
70
-
tw(SCKH)(3)
tw(SCKL)(3)
SCK high and low time
Master mode
tSCK/2 - 15
tSCK/2 + 15
tw(SCKH)(3)
tw(SCKL)(3)
tsu(MI)(3)
tsu(SI)(3)
Data input setup time
Master mode
5
-
Slave mode
5
-
th(MI)(3)
th(SI)(3)
Data input hold time
Master mode
7
-
Slave mode
10
-
ta(SO)(3)(4) Data output access time
Slave mode
-
3* tMASTER
tdis(SO)(3)(5) Data output disable time
Slave mode
25
tv(SO)(3)
Data output valid time
Slave mode
(after enable edge)
VDD < 4.5 V
-
75
VDD = 4.5 V to 5.5 V
-
53
tv(MO)(3)
Data output valid time
Master mode (after enable edge)
-
30
th(SO)(3)
Data output hold time
Slave mode (after enable edge)
31
-
th(MO)(3)
Master mode (after enable edge)
12
-
1. fSCK < fMASTER/2.
2. The pad has to be configured accordingly (fast mode).
3. Guaranteed by design or by characterization results, not tested in production.
4. Min time is for the minimum time to drive the output and the max time is for the maximum time to validate the data.
5. Min time is for the minimum time to invalidate the output and the max time is for the maximum time to put the data in Hi-Z.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com