数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

DA16200 数据表(PDF) 39 Page - Renesas Technology Corp

部件名 DA16200
功能描述  Ultra Low Power Wi-Fi SoC
PDF  154 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

DA16200 数据表(HTML) 39 Page - Renesas Technology Corp

Back Button DA16200 Datasheet HTML 35Page - Renesas Technology Corp DA16200 Datasheet HTML 36Page - Renesas Technology Corp DA16200 Datasheet HTML 37Page - Renesas Technology Corp DA16200 Datasheet HTML 38Page - Renesas Technology Corp DA16200 Datasheet HTML 39Page - Renesas Technology Corp DA16200 Datasheet HTML 40Page - Renesas Technology Corp DA16200 Datasheet HTML 41Page - Renesas Technology Corp DA16200 Datasheet HTML 42Page - Renesas Technology Corp DA16200 Datasheet HTML 43Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 154 page
background image
DA16200
Ultra Low Power Wi-Fi SoC
Datasheet
Revision 3.6
04-Jan-2023
CFR0011-120-00
39 of 153
© 2023 Renesas Electronics
QFN and fcCSP Package
Input Selection = 0
Input Selection = 1
GPIOA7
X
GPIOA8
X
GPIOA9
GPIOC6
GPIOA10
GPIOC7
GPIOA11
GPIOC8
For more information on the wake-up source selection, see the input selection register:
0x50091008[25:16].
The wake-up controller is in the RTC block. RTC registers can set several parameters and identify
which pin is used to wake up the SoC by checking the status register after wake-up.
DA16200 has another wake-up function using analog sources, which is described in Section 9.8.4.
Using the Aux-ADC, DA16200 detects whether it exceeds the predefined threshold value. If it detects
the wanted condition, it will wake up from a Sleep mode. Four ports (GPIOA[3:0]) are used for this
function.
7.4.2
Retention I/O Function
DA16200 I/O supports a retention mode where the I/O cells retain their previous values at the core
side inputs when in Sleep mode 2 or Sleep mode 3.
Retention mode for the I/O cells is controlled by three bits in the retention enable register of the RTC
block (0x5009_1018:BIT[27:24]).
To maintain a specific GPIO value when in Sleep mode 2 or Sleep mode 3, the specific bit controlling
the I/O power for it must be enabled in the retention enable register.
For example, to maintain a HIGH value on GPIOA4 during Sleep mode 2 or Sleep mode 3, set the
value of GPIOA4 to HIGH and also set the retention enable register BIT[25] to HIGH.
A description of the retention enable register and the I/O power domains it controls can be found in
Table 30.
Table 30: I/O Power Domain
[25] DIO1
[26] DIO2
[27] FDIO
GPIOA[11:4]
GPIOC[8:6]
F_CLK
TCLK/TMS
F_CSN
UART0_RXD/UART0_TXD
F_IO0 to F_IO3



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com