P87LPC768 datasheet(19/64 Pages) PHILIPS

19 / 64 page

Philips Semiconductors

Preliminary data

87LPC768

Low power, low price, low pin count (20 pin) microcontroller

with 4 kB OTP 8-bit A/D, Pulse Width Modulator

2001 Aug 06

The width of each PWM output pulse is determined by the value in

the appropriate compare shadow registers, CPSW0 through

CPSW4, CPSW0–3 for bits 0–7 and CPSW4 for bits 7 and 8. When

the counter described above reaches underflow the PWM output is

forced high. It remains high until the compare value is reached at

which point it goes low until the next underflow. The number of

microcontroller clock pulses that the PWMn output is high is given

by:

tHI = (CNSW – CPSWn+1)

A compare value greater than the counter reload value results in the

PWM output being permanently high. In addition there are two

special cases. A compare value of all zeroes, 000, causes the

output to remain permanently high. A compare value of all ones,

3FF, results in the PWM output remaining permanently low. Again

the compare value is loaded into a shadow register. The transfer

from this holding register to the actual compare register is under

program control.

The register assignments are shown below where the number

immediately following “CPSW” identifies the PWM output. Thus

CPSW0 controls the width of PWM0, CPSW1 the width of PWM1

etc. In the case of two digits following “CPSW,” e.g. CPSW00, the

second digit refers to the bit of the compare value. Thus CPSW00

represents the value loaded into bit 0 of the PWM0 compare register

CPSW0: Compare Shadow register 0

Addr:

0D3H

Reset Value:

00H

CPSW07

CPSW06

CPSW05

CPSW04

CPSW03

CPSW02

CPSW01

CPSW00

CPSW1: Compare Shadow register 1

Addr:

0D4H

Reset Value:

00H

CPSW17

CPSW16

CPSW15

CPSW14

CPSW13

CPSW12

CPSW11

CPSW10

CPSW2: Compare Shadow register 2

Addr:

0D5H

Reset Value:

00H

CPSW27

CPSW26

CPSW25

CPSW24

CPSW23

CPSW22

CPSW21

CPSW20

CPSW3: Compare Shadow register 3

Addr:

0D6H

Reset Value:

00H

CPSW37

CPSW36

CPSW35

CPSW34

CPSW33

CPSW32

CPSW31

CPSW30

CPSW4: Compare Shadow register 4

Addr:

0D7H

Reset Value:

00H

CPSW39

CPSW38

CPSW29

CPSW28

CPSW19

CPSW18

CPSW09

CPSW08

The overall functioning of the PWM module is controlled by the

contents of the PWMCON0 register. The operation of most of the

control bits is straightforward. For example there is an invert bit for

each output which causes results in the output to have the opposite

value compared to its non-inverted output. The transfer of the data

from the shadow registers to the control registers is controlled by the

PWMCON0.6 while PWMCON0.7 allows the PWM to be either in

the run or idle state. The user can monitor when underflow causes

the transfer to occur by monitoring the Transfer bit, PWCON0.6.

When the transfer takes place the PWM logic automatically resets

this bit.

The fact that the transfer from the shadow to the working registers

only occurs when there is an underflow in the counter results in the

need for the user’s program to observe the following precautions. If

PWMCON1 is written with Transfer set without Run being enabled

the transfer will never take place. Thus if a subsequent write sets

Run without Transfer the compare and counter values will not be

those expected. If Transfer and Run are set, and prior to underflow

there is a subsequent load of PWMCON0 which sets Run but not

Transfer, the transfer will never take place. Again the compare and

counter values that existed prior to the update attempt will be used.

As outlined above the Transfer bit can be polled to determine when

the transfer occurs. Unless there is a compelling reason to do

otherwise, it is recommended that both Run, PWMCON0.7, and

Transfer, PWMCON0.7, be set when PWMCON0 is written.

When the Run bit, PWMCON0.7, is cleared the PWM outputs take

on the state they had just prior to the bit being cleared. In general

this state is not known. In order to place the outputs in a known

P87LPC768 数据表(PDF) 19 Page - NXP Semiconductors

P87LPC768 数据表(HTML) 19 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

数据表下载

链接网址

P87LPC768 数据表(PDF) 19 Page - NXP Semiconductors

P87LPC768 数据表(HTML) 19 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

数据表 下载

链接网址

数据表下载