M66596 datasheet(11/133 Pages) RENESAS

11 / 133 page

M66596FP/WG

rev .1.00

2006.3.14

page 9 of 127

1.6 Block diagram

The controller is consists of an analog front end unit (AFE), a protocol engine unit (Prtcl_Eng) that includes an SIE,

a pipe control unit (Pipe_Ctrl), a transaction schedule control unit(Schedule Ctrl), a FIFO port unit (FIFO_Port), a

buffer memory unit (Buf_Mem), an interrupt control unit (Int_Ctrl), a bus interface unit (BIU), and a CPU interface

When data is being sent and received between M66596 and a USB peripheral(or host) controller connected on the

USB bus, a buffer memory assigned to each of the pipes is used. Two-way communication is possible by the controller

changing data stored in the buffer memory into USB data packets and outputting them to the USB bus using serial

output, and by inputting data packets on the USB bus which are then stored in the buffer memory.

A6(/ALE), A5-1,

D15-7, D6-1(/AD6-1), D0,

CS_N, RD_N,

WR0_N,WR1_N

MPBUS

CPU bus interface

INT_N, SOF_N

CPU_IF_Reg

Interrupt / SOF output

I/O power supply

Core power supply

AFE power supply

Ground

AFE ground

VDD

VIF

AFEA33V, AFED33V

AFEA15V, AFED15V

AFEA33G,AFED33G

AFEA15G,AFED15G

DGND

USB interface

Split bus

SD7-0

DP, DM

DREQ0_N, DREQ1_N

DACK0_N,

DACK1_N/DSTB0_N,

DEND0_N, DEND1_N

DMA interface

VBUS monitor

VBUS

System control

RST_N, TEST

Reference resistance

REFRIN

Clock

XIN, XOUT

Schedule

_Ctrl

Figure 1.4 Block diagram

M66596 数据表(PDF) 11 Page - Renesas Technology Corp

M66596 数据表(HTML) 11 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载