数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MPC9772 数据表(PDF) 13 Page - Renesas Technology Corp

部件名 MPC9772
功能描述  3.3V 1:12 LVCMOS PLL Clock Generator
PDF  18 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

MPC9772 数据表(HTML) 13 Page - Renesas Technology Corp

Back Button MPC9772 Datasheet HTML 9Page - Renesas Technology Corp MPC9772 Datasheet HTML 10Page - Renesas Technology Corp MPC9772 Datasheet HTML 11Page - Renesas Technology Corp MPC9772 Datasheet HTML 12Page - Renesas Technology Corp MPC9772 Datasheet HTML 13Page - Renesas Technology Corp MPC9772 Datasheet HTML 14Page - Renesas Technology Corp MPC9772 Datasheet HTML 15Page - Renesas Technology Corp MPC9772 Datasheet HTML 16Page - Renesas Technology Corp MPC9772 Datasheet HTML 17Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 18 page
background image
REVISION 8 3/16/16
13
©2016 INTEGRATED DEVICE TECHNOLOGY, INC.
MPC9772 DATA SHEET
Figure 12. Single versus Dual Transmission Lines
The waveform plots in Figure 13 show the simulation
results of an output driving a single line versus two lines. In
both cases the drive capability of the MPC9772 output buffer
is more than sufficient to drive 50
 transmission lines on the
incident edge. Note from the delay measurements in the
simulations a delta of only 43 ps exists between the two
differently loaded outputs. This suggests the dual line driving
need not be used exclusively to maintain the tight
output-to-output skew of the MPC9772. The output waveform
in Figure 13 shows a step in the waveform, this step is
caused by the impedance mismatch seen looking into the
driver. The parallel combination of the 36
 series resistor
plus the output impedance does not match the parallel
combination of the line impedances. The voltage wave
launched down the two lines will equal:
VL =VS (Z0  (RS+R0 +Z0))
Z0 =50 || 50
RS =36  || 36 
R0 =14
VL = 3.0 (25  (18+17+25)
=1.31 V
At the load end the voltage will double, due to the near
unity reflection coefficient, to 2.6 V. It will then increment
towards the quiescent 3.0 V in steps separated by one round
trip delay (in this case 4.0 ns).
Figure 13. Single versus Dual Waveforms
Since this step is well above the threshold region it will not
cause any false clock triggering, however designers may be
uncomfortable with unwanted reflections on the line. To better
match the impedances when driving multiple lines the
situation in Figure 14 should be used. In this case the series
terminating resistors are reduced such that when the parallel
combination is added to the output buffer impedance the line
impedance is perfectly matched.
Figure 14. Optimized Dual Line Termination
Figure 15. CCLK MPC9772 AC Test Reference
14
In
MPC9772
Output
Buffer
RS = 36 
ZO = 50 
OutA
14
In
MPC9772
Output
Buffer
RS = 36 
ZO = 50 
OutB0
RS = 36 
ZO = 50
OutB1
Time (ns)
3.0
2.5
2.0
1.5
1.0
0.5
0
2
4
6
8
10
12
14
OutB
tD = 3.9386
OutA
tD = 3.8956
In
14
MPC9772
Output
Buffer
RS = 22 
ZO = 50 
RS = 22 
ZO = 50 
14
 + 22  || 22  = 50  || 50 
25
 = 25 
Pulse
Generator
Z = 50
RT = 50
ZO = 50
RT = 50
ZO = 50
MPC9772 DUT
VTT
VTT



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com