数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

APR9/D 数据表(PDF) 39 Page - NXP Semiconductors

部件名 APR9/D
功能描述  24-BIT DIGITAL SIGNAL PROCESSOR
PDF  101 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NXP [NXP Semiconductors]
网页  http://www.nxp.com
标志 NXP - NXP Semiconductors

APR9/D 数据表(HTML) 39 Page - NXP Semiconductors

Back Button APR9/D Datasheet HTML 35Page - NXP Semiconductors APR9/D Datasheet HTML 36Page - NXP Semiconductors APR9/D Datasheet HTML 37Page - NXP Semiconductors APR9/D Datasheet HTML 38Page - NXP Semiconductors APR9/D Datasheet HTML 39Page - NXP Semiconductors APR9/D Datasheet HTML 40Page - NXP Semiconductors APR9/D Datasheet HTML 41Page - NXP Semiconductors APR9/D Datasheet HTML 42Page - NXP Semiconductors APR9/D Datasheet HTML 43Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 101 page
background image
DSP56001A
Synchronous Serial Interface (SSI) Timing
MOTOROLA
DSP56001A/D, Rev. 1
2-21
SYNCHRONOUS SERIAL INTERFACE (SSI) TIMING
VCC = 5.0 V ± 10% for 27 MHz; VCC = 5.0 V ± 5% for 33 MHz;
TJ = –40 to 105˚ C; CL = 50 pF + 2 TTL loads
tSSICC = SSI clock cycle time
TXC (SCK Pin) = Transmit Clock
RXC (SC0 or SCK Pin) = Receive Clock
FST (SC2 Pin) = Transmit Frame Sync
FSR (SC1 or SC2 Pin) = Receive Frame Sync
i ck = Internal Clock
x ck = External Clock
g ck = Gated Clock
i ck a = Internal Clock, Asynchronous mode (Asynchronous implies that
STD and SRD are two different clocks)
i ck s = Internal Clock, Synchronous mode (Synchronous implies that
STD and SRD are the same clock)
bl =
bit length
wl =
word length
Table 2-12
SSI Timing
Num
Characteristics
27 MHz
33 MHz
Case
Unit
Min
Max
Min
Max
80
Clock Cycle—tSSICC (See
Note 1)
4
× T
C
—4
× T
C
——
ns
81
Clock High Period
4
× T
C – 15
4
× T
C – 13
ns
82
Clock Low Period
4
× T
C – 15
4
× T
C – 13
ns
84
SRD Rising Edge to FSR
Out (bl) High
61
38
48
31
x ck
i ck a
ns
ns
85
SRD Rising Edge to FSR
Out (bl) Low
54
31
43
25
xck
i ck a
ns
ns
86
SRD Rising Edge to FSR
Out (wl) High
54
31
43
25
x ck
i ck a
ns
ns
87
RXC Rising Edge to FSR
Out (wl) Low
54
31
43
25
x ck
i ck a
ns
ns
88
Data In Setup Time
Before RXC (SCK in
Synchronous Mode)
Falling Edge
12
27
19
10
22
16
x ck
i ck a
i ck s
ns
ns
ns
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com