| 数据搜索系统,热门电子元器件搜索 |
|
ICS9DB102 数据表(PDF) 2 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
ICS9DB102 数据表(HTML) 2 Page - Renesas Technology Corp |
|
2 / 14 page ![]() IDT® Two Output Differential Buffer for PCIe Gen1 & Gen2 852 REV Q 08/27/13 ICS9DB102 Two Output Differential Buffer for PCIe Gen1 & Gen2 2 Pin Configuration 20-pin SSOP & TSSOP VDD GND 5,9,12,16 6,15 PCI Express Outputs 96 SMBUS 20 19 IREF 20 19 Analog VDD & GND for PLL core Description Pin Number Power Groups Pin Description PLL_BW 1 20 VDDA CLK_INT 2 19 GNDA C LK_INC 3 18 IREF vCLKREQ0# 4 17 vCLKREQ1# VDD 5 16 VDD GND 6 15 GND PCIEXT0 7 14 PCIEXT1 PCIEXC0 8 13 PCIEXC1 VDD 9 12 VDD SMBD AT 10 11 SMBCLK Note: Pins preceeded by ' v ' have internal 120K ohm pull down resistors PIN # PIN NAME PIN TYPE DESCRIPTION 1PLL_BW IN 3.3V input for selecting PLL Band Width 0 = low, 1= high 2 CLK_INT IN True Input for differential reference clock. 3 CLK_INC IN Complementary Input for differential reference clock. 4 v CLKREQ0# IN Output enable for PCI Expres s output pair 0. 0 = enabled, 1 =disabled 5 VDD PWR Power supply , nominal 3.3V 6 GND PWR Ground pin. 7 PCIEXT0 OUT True clock of differential PCI_Express pair. 8 PCIEXC0 OUT Complementary clock of differential PCI_Express pair. 9 VDD PWR Power supply , nominal 3.3V 10 SMBDAT I/O Data pin of SMBUS c ircuitry, 5V tolerant 11 SMBCLK IN Clock pin of SMBUS c ircuitry, 5V tolerant 12 VDD PWR Power supply , nominal 3.3V 13 PCIEXC1 OUT Complementary clock of differential PCI_Express pair. 14 PCIEXT1 OUT True clock of differential PCI_Express pair. 15 GND PWR Ground pin. 16 VDD PWR Power supply , nominal 3.3V 17 v CLKREQ1# IN Output enable for PCI Expres s output pair 1. 0 = enabled, 1 =disabled 18 IREF OUT This pin establishes the reference for the differential current-mode output pairs. It requires a fix ed precision resistor to ground. 475ohm is the standard value for 100ohm differential impedance. Other impedanc es require different values. See data sheet. 19 GNDA PWR Ground pin for the PLL c ore. 20 VDDA PWR 3.3V power for the PLL core. Pins preceeded by ' v ' have internal 120K ohm pull down resistors Note: |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |