DATASHEET

LOW PHASE NOISE CLOCK MULTIPLIER

ICS601-21

IDT® LOW PHASE NOISE CLOCK MULTIPLIER

1

ICS601-21

REV J 121412

Description

The ICS601-21 is a low-cost, low phase noise, high

performance clock synthesizer for applications which

require low phase noise and low jitter. It is IDT’s lowest

phase noise multiplier. Using IDT’s patented analog and

digital Phase Locked Loop (PLL) techniques, the chip

accepts a crystal or clock input, and produces output clocks

up to 230 MHz at 3.3 V.

This product is intended for clock generation. It has low

output jitter (variation in the output period), but input to

output skew and jitter are not defined nor guaranteed.

Features

• Fully integrated PLL, no external loop filter required

• Differential 3.3 V LVPECL outputs

• Uses fundamental crystal or clock

— Crystal input frequency: 10 to 27MHz

— Clock input: 10 to 38MHz (mulitply by 6)

10 to 31MHz (all other multiply settings)

• Output clocks up to 230 MHz at 3.3 V

• Low phase noise: -122 dBc/Hz at 10 kHz

• Low jitter - 15 ps one sigma typ.

• Powerdown mode lowers power consumption

• Packaged in 16-pin TSSOP, Pb-free

• Advanced, low power, sub-micron CMOS process

• Operating voltage of 3.3 V

• Commercial temperature range available

Block Diagram

CLK

ROM Based

Multipliers

VCO

Divide

X1/ICLK

X2

Crystal or

clock input

Crystal

Oscillator

Reference

Divider

Phase

Comparator

VDD

Charge

Pump

Loop

Filter

VCO

S2:0

nCLK

4

GND