数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ICS650-07C 数据表(PDF) 2 Page - Renesas Technology Corp

部件名 ICS650-07C
功能描述  NETWORKING CLOCK SOURCE
PDF  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

ICS650-07C 数据表(HTML) 2 Page - Renesas Technology Corp

  ICS650-07C Datasheet HTML 1Page - Renesas Technology Corp ICS650-07C Datasheet HTML 2Page - Renesas Technology Corp ICS650-07C Datasheet HTML 3Page - Renesas Technology Corp ICS650-07C Datasheet HTML 4Page - Renesas Technology Corp ICS650-07C Datasheet HTML 5Page - Renesas Technology Corp ICS650-07C Datasheet HTML 6Page - Renesas Technology Corp ICS650-07C Datasheet HTML 7Page - Renesas Technology Corp ICS650-07C Datasheet HTML 8Page - Renesas Technology Corp ICS650-07C Datasheet HTML 9Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 10 page
background image
ICS650-07C
NETWORKING CLOCK SOURCE
CLOCK SYNTHESIZER
IDT™ / ICS™ NETWORKING CLOCK SOURCE
2
ICS650-07C
REV D 102709
Pin Assignment
Pin Descriptions
13
4
12
5
11
ACS1
8
9
10
VDD
CLKC2
CLKA2
CCS
CLKB2
DC
17
16
CLKB1
3
X1/ICLK
VDD
CLKA1
18
REFOUT
1
ACS0
X2
BCS0
20
BCS1
19
14
2
7
GND
CLKC1
OE
GND
15
6
20 pin (150 mil) SSOP
Pin
Name
Pin Type
Description
1
ACS0
Tri-level Input A clock select 0. Selects outputs on CLKA1 and CLKA2. See table below.
2
X2
XO
Crystal connection. Connect to a crystal or leave unconnected for clock input.
3
X1/ICLK
XI
Crystal connection. Connect to fundamental crystal or clock input.
4
VDD
Power
Connect to 3.3 V or 5 V. Must be same value as other VDD.
5
ACS1
Input
A clock select 1. Selects outputs on CLKA1 and CLKA2. Internal pull-up
resistor. See table below.
6
GND
Power
Connect to ground.
7
CLKC1
Output
Clock C output 1. Depends on setting of CCS per table below.
8
CLKC2
Output
Clock C output 2. Depends on setting of CCS per table below. Same as CLKC1.
9
CLKB2
Output
Clock B output 2. Depends on setting of BCS1, 0 per table below.
10
CLKB1
Output
Clock B output 1. Depends on setting of BCS1, 0 per table below.
11
CCS
Tri-level Input Clock C Select pin. Selects outputs on CLKC1 and CLKC2 per table below.
12
DC
Don’t Connect. Do not connect anything to this pin.
13
CLKA2
Output
Clock A output 2. Depends on setting of ACS1, 0 per table below.
14
GND
Power
Connect to ground.
15
OE
Input
Output enable. Tri-states all outputs when low. Internal pull-up resistor.
16
VDD
Power
Connect to VDD. Must be same value as other VDD.
17
CLKA1
Output
Clock A output 1. Depends on setting of ACS1, 0 per table below.
18
REFOUT
Output
Buffered reference clock output. Same frequency as crystal or clock input.
19
BCS0
Tri-level Input B clock select 0. Selects outputs on CLKB1 and CLKB2. See table below.
20
BCS1
Input
B clock select 1. Selects outputs on CLKB1 and CLKB2. See table below.



Html Pages

1 2 3 4 5 6 7 8 9 10


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com