ICS1893BFLF datasheet(82/133 Pages) RENESAS

82 / 133 page

ICS1893BF, Rev. F, 5/13/10

May, 2010

Chapter 7 Management Register Set

ICS1893BF Data Sheet - Release

7.12.6 False Carrier (bit 17.8)

The False Carrier bit indicates to an STA the detection of a False Carrier by the ICS1893BF in 100Base

mode.

A False Carrier occurs when the ICS1893BF begins evaluating potential data on the incoming 100Base

data stream, only to learn that it was not a valid /J/K/. If this bit is set to a logic:

• Zero, it indicates a False Carrier has not been detected since either the last read or reset of this register.

• One, it indicates a False Carrier was detected since either the last read or reset of this register.

This bit is a latching high bit. (For more information on latching high and latching low bits, see Section

7.1.4.1, “Latching High Bits” and Section 7.1.4.2, “Latching Low Bits”.)

Note: This bit has no definition in 10Base-T mode.

7.12.7 Invalid Symbol (bit 17.7)

The Invalid Symbol bit indicates to an STA the detection of an Invalid Symbol in a 100Base data stream by

the ICS1893BF.

When the ICS1893BF is receiving a packet, it examines each received Symbol to ensure the data is error

free. If an error occurs, the port indicates this condition to the MAC by asserting the RXER signal. In

addition, the ICS1893BF sets its Invalid Symbol bit to logic one. Therefore, if this bit is set to a logic:

• Zero, it indicates an Invalid Symbol has not been detected since either the last read or reset of this

• One, it indicates an Invalid Symbol was detected since either the last read or reset of this register.

This bit is a latching high bit. (For more information on latching high and latching low bits, see Section

7.1.4.1, “Latching High Bits” and Section 7.1.4.2, “Latching Low Bits”.)

Note: This bit has no definition in 10Base-T mode.

7.12.8 Halt Symbol (bit 17.6)

The Halt Symbol bit indicates to an STA the detection of a Halt Symbol in a 100Base data stream by the

ICS1893BF.

During reception of a valid packet, the ICS1893BF examines each symbol to ensure that the data being

passed to the MAC Interface is error free. In addition, it looks for special symbols such as the Halt Symbol.

If a Halt Symbol is encountered, the ICS1893BF indicates this condition to the MAC.

If this bit is set to a logic:

• Zero, it indicates a Halt Symbol has not been detected since either the last read or reset of this register.

• One, it indicates a Halt Symbol was detected in the packet since either the last read or reset of this

This bit is a latching high bit. (For more information on latching high and latching low bits, see Section

7.1.4.1, “Latching High Bits” and Section 7.1.4.2, “Latching Low Bits”.)

Note: This bit has no definition in 10Base-T mode.

ICS1893BFLF 数据表(PDF) 82 Page - Renesas Technology Corp

ICS1893BFLF 数据表(HTML) 82 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

ICS1893BFLF 数据表(PDF) 82 Page - Renesas Technology Corp

ICS1893BFLF 数据表(HTML) 82 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载