Am29DL322C/Am29DL323C

8

ADV ANCE

I N FO RMAT I O N

DEVICE BUS OPERATIONS

This section describes the requirements and use of

the device bus operations, which are initiated through

the internal command register. The command register

itself does not occupy any addressable memory loca-

tion. The register is a latch used to store the com-

mands, along with the address and data information

needed to execute the command. The contents of the

register serve as inputs to the internal state machine.

The state machine outputs dictate the function of the

device. Table 1 lists the device bus operations, the in-

puts and control levels they require, and the resulting

output. The following subsections describe each of

these operations in further detail.

Table 1.

Am29DL322C/Am29DL323C Device Bus Operations

Legend: L = Logic Low = V

A

Notes:

1. Addresses are A20:A0 in word mode (BYTE# = V

2. The sector protect and sector unprotect functions may also be implemented via programming equipment. See the “Sector/Sector

Block Protection and Unprotection” section.

3. If WP#/ACC = V

protection depends on whether they were last protected or unprotected using the method described in “Sector/Sector Block

Protection and Unprotection”. If WP#/ACC = V

Word/Byte Configuration

The BYTE# pin controls whether the device data I/O

pins operate in the byte or word configuration. If the

BYTE# pin is set at logic ‘1’, the device is in word con-

figuration, DQ0–DQ15 are active and controlled by

CE# and OE#.

If the BYTE# pin is set at logic ‘0’, the device is in byte

configuration, and only data I/O pins DQ0–DQ7 are

active and controlled by CE# and OE#. The data I/O

pins DQ8–DQ14 are tri-stated, and the DQ15 pin is

used as an input for the LSB (A-1) address function.

Requirements for Reading Array Data

To read array data from the outputs, the system must

drive the CE# and OE# pins to V

control and selects the device. OE# is the output con-

trol and gates array data to the output pins. WE#

should remain at V

whether the device outputs array data in words or

bytes.

The internal state machine is set for reading array data

upon device power-up, or after a hardware reset. This

ensures that no spurious alteration of the memory

content occurs during the power transition. No com-

mand is necessary in this mode to obtain array data.

Standard microprocessor read cycles that assert valid

Operation

CE#

OE#

WE#

RESET#

WP#/ACC

Addresses

(Note 2)

DQ0–

DQ7

DQ8–DQ15

BYTE#

= V

IH

BYTE#

= V

IL

Read

L

L

H

H

L/H

DQ8–DQ14 =

High-Z, DQ15 = A-1

Write

L

H

L

H

(Note 3)

A

IN

D

IN

D

IN

Standby

0.3 V

XX

0.3 V

H

X

High-Z

High-Z

High-Z

Output Disable

L

H

H

H

L/H

X

High-Z

High-Z

High-Z

Reset

X

X

X

L

L/H

X

High-Z

High-Z

High-Z

Sector Protect (Note 2)

L

H

L

L/H

SA, A6 = L,

A1 = H, A0 = L

XX

Sector Unprotect (Note 2)

L

H

L

(Note 3)

SA, A6 = H,

A1 = H, A0 = L

XX

Temporary Sector

Unprotect

XX

X

(Note 3)

High-Z