数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ICS85214 数据表(PDF) 2 Page - Renesas Technology Corp

部件名 ICS85214
功能描述  LOW SKEW, 1-TO-5, DIFFERENTIAL-TOHSTL FANOUT BUFFER
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

ICS85214 数据表(HTML) 2 Page - Renesas Technology Corp

  ICS85214 Datasheet HTML 1Page - Renesas Technology Corp ICS85214 Datasheet HTML 2Page - Renesas Technology Corp ICS85214 Datasheet HTML 3Page - Renesas Technology Corp ICS85214 Datasheet HTML 4Page - Renesas Technology Corp ICS85214 Datasheet HTML 5Page - Renesas Technology Corp ICS85214 Datasheet HTML 6Page - Renesas Technology Corp ICS85214 Datasheet HTML 7Page - Renesas Technology Corp ICS85214 Datasheet HTML 8Page - Renesas Technology Corp ICS85214 Datasheet HTML 9Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 16 page
background image
ICS85214
LOW SKEW, 1-TO-5, DIFFERENTIAL-TO-HSTL FANOUT BUFFER
IDT™ / ICS™ HSTL FANOUT BUFFER
2
ICS85214AG
REV. B
JUNE 3, 2016
Table 1. Pin Descriptions
NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.
Table 2. Pin Characteristics
Number
Name
Type
Description
1, 2
Q0, Q0
Output
Differential output pair. HSTL interface levels.
3, 4
Q1, Q1
Output
Differential output pair. HSTL interface levels.
5, 6
Q2, Q2
Output
Differential output pair. HSTL interface levels.
7, 8
Q3, Q3
Output
Differential output pair. HSTL interface levels.
9, 10
Q4, Q4
Output
Differential output pair. HSTL interface levels.
11
GND
Power
Power supply ground.
12
CLK_SEL
Input
Pulldown
Clock select input. When HIGH, selects differential CLK1input. When LOW,
selects CLK0, CLK0 inputs. LVCMOS/LVTTL interface levels.
13, 17
nc
Unused
No connect.
14
CLK0
Input
Pullup
Inverting differential clock input.
15
CLK0
Input
Pulldown
Non-inverting differential LVPECL clock input.
16
CLK1
Input
Pulldown
Single-ended clock input. LVCMOS/LVTTL interface levels.
18
VDD
Power
Positive supply pin.
19
CLK_EN
Input
Pulldown
Synchronizing clock enable. When LOW, clock outputs follow clock input.
When HIGH, Qx outputs are forced low, Qx outputs are forced high.
LVTTL/LVCMOS interface levels.
20
VDDO
Power
Output supply pin.
Symbol
Parameter
Test Conditions
Minimum
Typical
Maximum
Units
CIN
Input Capacitance
4
pF
RPULLUP
Input Pullup Resistor
51
k
RPULLDOWN Input Pulldown Resistor
51
k



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com