数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

ICS952601 数据表(PDF) 2 Page - Renesas Technology Corp

部件名 ICS952601
功能描述  Programmable Timing Control HubTM for Next Gen P4TM Processor
PDF  26 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

ICS952601 数据表(HTML) 2 Page - Renesas Technology Corp

  ICS952601 Datasheet HTML 1Page - Renesas Technology Corp ICS952601 Datasheet HTML 2Page - Renesas Technology Corp ICS952601 Datasheet HTML 3Page - Renesas Technology Corp ICS952601 Datasheet HTML 4Page - Renesas Technology Corp ICS952601 Datasheet HTML 5Page - Renesas Technology Corp ICS952601 Datasheet HTML 6Page - Renesas Technology Corp ICS952601 Datasheet HTML 7Page - Renesas Technology Corp ICS952601 Datasheet HTML 8Page - Renesas Technology Corp ICS952601 Datasheet HTML 9Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 26 page
background image
IDTTM
Progammable Timing Control HubTM for Next Gen P4TM Processor
701J—01/25/10
ICS952601
Programmable Timing Control HubTM for Next Gen P4TM Processor
2
Pin Description
PIN
#
PIN NAME
PIN TYPE
DESCRIPTION
1
REF0
OUT
14.318 MHz reference clock.
2
REF1
OUT
14.318 MHz reference clock.
3
VDDREF
PWR
Ref, XTAL power supply, nominal 3.3V
4
X1
IN
Crystal input, Nominally 14.318MHz.
5
X2
OUT
Crystal output, Nominally 14.318MHz
6
GND
PWR
Ground pin.
7
PCICLK_F0
OUT
Free running PCI clock not affected by PCI_STOP# .
8
PCICLK_F1
OUT
Free running PCI clock not affected by PCI_STOP# .
9
PCICLK_F2
OUT
Free running PCI clock not affected by PCI_STOP# .
10
VDDPCI
PWR
Power supply for PCI clocks, nominal 3.3V
11
GND
PWR
Ground pin.
12
PCICLK0
OUT
PCI clock output.
13
PCICLK1
OUT
PCI clock output.
14
PCICLK2
OUT
PCI clock output.
15
PCICLK3
OUT
PCI clock output.
16
VDDPCI
PWR
Power supply for PCI clocks, nominal 3.3V
17
GND
PWR
Ground pin.
18
PCICLK4
OUT
PCI clock output.
19
PCICLK5
OUT
PCI clock output.
20
PCICLK6
OUT
PCI clock output.
21
PD#
IN
Asynchronous active low input pin used to power down the device
into a low power state. The internal clocks are disabled and the
VCO and the crystal are stopped. The latency of the power down
will not be greater than 1.8ms. Internal pull-up of 150K nomina
22
3V66_0
OUT
3.3V 66.66MHz clock output
23
3V66_1
OUT
3.3V 66.66MHz clock output
24
VDD3V66
PWR
Power pin for the 3V66 clocks.
25
GND
PWR
Ground pin.
26
3V66_2
OUT
3.3V 66.66MHz clock output
27
3V66_3
OUT
3.3V 66.66MHz clock output
28
SCLK
IN
Clock pin of SMBus circuitry, 5V tolerant.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com