74LVC377

Octal D-type flip-flop with data enable; positive-edge trigger

Rev. 7 — 27 August 2021

Product data sheet

1. General description

The 74LVC377 is an octal positive-edge triggered D-type flip-flop. The device features clock

(CP) and data enable (E) inputs. When E is LOW, the outputs Qn will assume the state of their

corresponding D inputs that meet the set-up and hold time requirements on the LOW-to-HIGH

clock (CP) transition. Input E must be stable one set-up time prior to the LOW-to-HIGH transition

for predictable operation. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows

the use of these devices as translators in mixed 3.3 V and 5 V environments.

2. Features and benefits

• Wide supply voltage range from 1.2 V to 3.6 V

• Overvoltage tolerant inputs to 5.5 V

• CMOS low power consumption

• Direct interface with TTL levels

• Output drive capability 50 Ω transmission lines at 125 °C

• Complies with JEDEC standard:

• JESD8-7A (1.65 V to 1.95 V)

• JESD8-5A (2.3 V to 2.7 V)

• JESD8-C/JESD36 (2.7 V to 3.6 V)

• ESD protection:

• HBM JESD22-A114F exceeds 2000 V

• MM JESD22-A115-B exceeds 200 V

• CDM JESD22-C101E exceeds 1000 V

• Specified from -40 °C to +85 °C and from -40 °C to +125 °C

3. Ordering information

Table 1. Ordering information

Package

Type number

Temperature

range

Name

Description

Version

74LVC377D

-40 °C to +125 °C

SO20

plastic small outline package; 20 leads;

body width 7.5 mm

SOT163-1

74LVC377PW

-40 °C to +125 °C

TSSOP20 plastic thin shrink small outline package; 20 leads;

body width 4.4 mm

SOT360-1