Nexperia

74LVC377

Octal D-type flip-flop with data enable; positive-edge trigger

12. Abbreviations

Table 10. Abbreviations

Acronym

Description

CDM

Charged Device Model

CMOS

Complementary Metal-Oxide Semiconductor

DUT

Device Under Test

ESD

ElectroStatic Discharge

HBM

Human Body Model

MM

Machine Model

TTL

Transistor-Transistor Logic

13. Revision history

Table 11. Revision history

Document ID

Release date Data sheet status

Change notice Supersedes

74LVC377 v.7

20210827

Product data sheet

-

74LVC377 v.6

Modifications:

• The format of this data sheet has been redesigned to comply with the identity

guidelines of Nexperia.

• Legal texts have been adapted to the new company name where appropriate.

• Section 1 updated.

• Type number 74LVC377DB (SOT339-1/SSOP20) removed.

• Section 7: Derating values for Ptot total power dissipation updated.

74LVC377 v.6

20121120

Product data sheet

-

74LVC377 v.5

Modifications:

• The format of this data sheet has been redesigned to comply with the new identity

guidelines of NXP Semiconductors.

• Legal texts have been adapted to the new company name where appropriate.

• Table 4, Table 5, Table 6, Table 7, Table 8, and Table 9: values added for lower voltage

ranges.

74LVC377 v.5

20050221

Product specification

-

74LVC377 v.4

74LVC377 v.4

20040528

Product specification

-

74LVC377 v.3

74LVC377 v.3

20021023

Product specification

-

74LVC377 v.2

74LVC377 v.2

19980729

Product specification

-

74LVC377 v.1

74LVC377 v.1

19990606

Product specification

-

-

74LVC377

All information provided in this document is subject to legal disclaimers.

© Nexperia B.V. 2021. All rights reserved

Product data sheet

Rev. 7 — 27 August 2021

10 / 12