| 数据搜索系统,热门电子元器件搜索 |
|
SC7283 数据表(PDF) 39 Page - Sitronix Technology Co., Ltd. |
|
|
|||||||||||||||||||||||||||||
SC7283 数据表(HTML) 39 Page - Sitronix Technology Co., Ltd. |
|
39 / 89 page ![]() SC7283 Version 1.0 Page 39 of 89 2018/11 7. COMMUNICATION INTERFACE 7.1 3-wire Serial Interface a. Each serial command consists of 16 bits of data which is loaded one bit a time at the rising edge of serial clock SCL. b. Command loading operation starts from the falling edge of CS and is completed at the next rising edge of CS. c. The serial control block is operational after power on reset, but commands are established by the VSYNC signal. If command is transferred multiple times for the same register, the last command before the VSYNC signal is valid. d. If less than 16 bits of SCL are input while CS is low, the transferred data is ignored. e. If 16 bits or more of SCL are input while CS is low, the previous 16 bits of transferred data before then rising edge of CS pulse are valid data. f. Serial block operates with the SCL clock g. Serial data can be accepted in the power save mode. h. After power on reset or GRB reset, it is required 100ms delay to begin SPI communication. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |