数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADT75ARM 数据表(PDF) 21 Page - Analog Devices

部件名 ADT75ARM
功能描述  -1째C Accurate, 12-Bit Digital Temperature Sensor
PDF  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADT75ARM 数据表(HTML) 21 Page - Analog Devices

Back Button ADT75ARM Datasheet HTML 16Page - Analog Devices ADT75ARM Datasheet HTML 17Page - Analog Devices ADT75ARM Datasheet HTML 18Page - Analog Devices ADT75ARM Datasheet HTML 19Page - Analog Devices ADT75ARM Datasheet HTML 20Page - Analog Devices ADT75ARM Datasheet HTML 21Page - Analog Devices ADT75ARM Datasheet HTML 22Page - Analog Devices ADT75ARM Datasheet HTML 23Page - Analog Devices ADT75ARM Datasheet HTML 24Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 21 / 24 page
background image
ADT75
Rev. 0 | Page 21 of 24
APPLICATION INFORMATION
THERMAL RESPONSE TIME
The time required for a temperature sensor to settle to a
specified accuracy is a function of the thermal mass of the
sensor and the thermal conductivity between the sensor and the
object being sensed. Thermal mass is often considered
equivalent to capacitance. Thermal conductivity is commonly
specified using the symbol Q, and can be thought of as thermal
resistance. It is commonly specified in units of degrees per watt
of power transferred across the thermal joint. Thus, the time
required for the ADT75 to settle to the desired accuracy is
dependent on the package selected, the thermal contact
established in that particular application, and the equivalent
power of the heat source. In most applications, it is best to
determine empirically the settling time.
SELF-HEATING EFFECTS
The temperature measurement accuracy of the ADT75 might
be degraded in some applications due to self-heating. Errors can
be introduced from the quiescent dissipation and power
dissipated when converting. The magnitude of these
temperature errors is dependent on the thermal conductivity of
the ADT75 package, the mounting technique, and the effects of
airflow. At 25°C, static dissipation in the ADT75 is typically
798.6 μW operating at 3.3 V. In the 8-lead MSOP package
mounted in free air, this accounts for a temperature increase
due to self-heating of
ΔT = PDISS × θJA = 798.6 μW × 205.9°C/W = 0.16°C
It is recommended that current dissipated through the device be
kept to a minimum, because it has a proportional effect on the
temperature error.
Using the power-down mode can reduce the current dissipated
through the ADT75 subsequently reducing the self-heating
affect. When the ADT75 is in power-down mode and operating
at 25°C, static dissipation in the ADT75 is typically 78.6 μW
with VDD = 3.3 V and the power-up/conversion rate is 1 SPS
(sample per second). In the 8-lead MSOP package mounted in
free air, this accounts for a temperature increase due to self-
heating of
ΔT = PDISS × θJA = 78.6 μW × 205.9°C/W = 0.016°C
SUPPLY DECOUPLING
The ADT75 should be decoupled with a 0.1 μF ceramic
capacitor between VDD and GND. This is particularly important
when the ADT75 is mounted remotely from the power supply.
Precision analog products, such as the ADT75, require a well-
filtered power source. Because the ADT75 operates from a
single supply, it might seem convenient to tap into the digital
logic power supply. However, the logic supply is often a switch-
mode design, which generates noise in the 20 kHz to 1 MHz
range. In addition, fast logic gates can generate glitches
hundreds of mV in amplitude due to wiring resistance and
inductance.
If possible, the ADT75 should be powered directly from the
system power supply. This arrangement, shown in Figure 22,
isolates the analog section from the logic switching transients.
Even if a separate power supply trace is not available, generous
supply bypassing reduces supply-line induced errors. Local
supply bypassing consisting of a 0.1 μF ceramic capacitor is
critical for the temperature accuracy specifications to be
achieved. This decoupling capacitor must be placed as close as
possible to the ADT75 VDD pin.
0.1
μF
ADT75
TTL/CMOS
LOGIC
CIRCUITS
POWER
SUPPLY
Figure 22. Use Separate Traces to Reduce Power Supply Noise



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com