| 数据搜索系统,热门电子元器件搜索 |
|
74LVC1G14GS 数据表(PDF) 9 Page - Nexperia B.V. All rights reserved |
|
|
|||||||||||||||||||||||||||||
74LVC1G14GS 数据表(HTML) 9 Page - Nexperia B.V. All rights reserved |
|
9 / 19 page ![]() Nexperia 74LVC1G14 Single Schmitt-trigger inverter 13. Application information The slow input rise and fall times cause additional power dissipation, this can be calculated using the following formula: Padd = fi × (tr × ΔICC(AV) + tf × ΔICC(AV)) × VCC where: • Padd = additional power dissipation (μW); • fi = input frequency (MHz); • tr = input rise time (ns); 10 % to 90 %; • tf = input fall time (ns); 90 % to 10 %; • ΔICC(AV) = average additional supply current (μA). Average ΔICC(AV) differs with positive or negative input transitions, as shown in Fig. 13. An example of a relaxation circuit using the 74LVC1G14 is shown in Fig. 14. 0 2 6 12 0 8 6 4 2 10 mna642 4 VCC (V) average ICC (mA) negative-going edge positive-going edge Linear change of VI between 0.8 V to 2.0 V. All values given are typical unless otherwise specified. Fig. 13. Average additional supply current as a function of supply voltage mna035 R C For K-factor, see Fig. 15. Fig. 14. Relaxation oscillator aaa-021985 1 2 3 4 5 6 0 0.2 0.4 0.6 0.8 1 1.2 VCC (V) KK Fig. 15. Typical K-factor for relaxation oscillator 74LVC1G14 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2022. All rights reserved Product data sheet Rev. 17 — 20 January 2022 9 / 19 |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |