AD8317 datasheet(13/20 Pages) AD

13 / 20 page

AD8317

Rev. 0 | Page 13 of 20

1.5k

ISET

COMM

VSET

COMM

20k

Figure 25. VSET Interface

The slope is given by –ID × 2x × 1.5 kΩ = −22 mV/dB × x. For

example, if a resistor divider to ground is used to generate a VSET

voltage of VOUT/2, then x = 2. The slope is set to −880 V/decade

or −44 mV/dB.

TEMPERATURE COMPENSATION OF OUTPUT

VOLTAGE

The primary component of the variation in VOUT vs. temperature,

as the input signal amplitude is held constant, is the drift of the

intercept. This drift is also a weak function of the input signal

frequency, so provision is made for optimization of internal

temperature compensation at a given frequency by providing

Pin TADJ.

COMM

ICOMP

VINTERNAL

TADJ

RTADJ

1.5k

AD8317

Figure 26. TADJ Interface

The Resistor RTADJ is connected between this pin and ground.

The value of this resistor partially determines the magnitude

of an analog correction coefficient, which is used to reduce

intercept drift.

The relationship between output temperature drift and

frequency is not linear and cannot be easily modeled. As

a result, experimentation is required to choose the correct

TADJ resistor. Table 4 shows the recommended values for

some commonly used frequencies.

Table 4: Recommended RTADJ Resistor Values

Frequency

Recommended RTADJ

50 MHz

18 kΩ

100 MHz

18 kΩ

900 MHz

18 kΩ

1.8 GHz

8 kΩ

1.9 GHz

8 kΩ

2.2 GHz

8 kΩ

3.6 GHz

8 kΩ

5.3 GHZ

500 Ω

5.8 GHz

500 Ω

8 GHz

Open

MEASUREMENT MODE

When the VOUT voltage or a portion of the VOUT voltage is fed

back to the VSET pin, the device operates in measurement

mode. As seen in Figure 27, the AD8317 has an offset voltage,

a negative slope, and a VOUT measurement intercept at the high

end of its input signal range.

0.25

0.50

0.75

1.00

1.25

1.50

2.00

–1.5

–1.0

–0.5

0.5

1.0

1.5

2.0

–60 –55 –50 –45 –40 –35 –30 –25 –20 –15 –10 –5

PIN (dBm)

RANGE FOR

CALCULATION OF

SLOPE AND INTERCEPT

VOUT 25°C

ERROR 25°C

1.75

INTERCEPT

Figure 27. Typical Output Voltage vs. Input Signal

The output voltage vs. input signal voltage of the AD8317 is

linear-in-dB over a multidecade range. The equation for this

function is of the form

VOUT = X × VSLOPE/DEC × log10(VIN/VINTERCEPT) =

(1)

X × VSLOPE/dB × 20 × log10(VIN/VINTERCEPT)

(2)

where:

X is the feedback factor in VSET = VOUT/X.

VSLOPE/DEC is nominally –440 mV/decade or −22 mV/dB.

VINTERCEPT is the x-axis intercept of the linear-in-dB portion of

the VOUT vs. VIN curve (Figure 27).

VINTERCEPT is +2 dBV for a sinusoidal input signal.

An offset voltage, VOFFSET, of 0.35 V is internally added to the

detector signal, so that the minimum value for VOUT is

X × VOFFSET. So for X = 1, minimum VOUT is 0.35 V.

The slope is very stable vs. process and temperature variation.

When base-10 logarithms are used, VSLOPE/DECADE represents the

volts/decade. A decade corresponds to 20 dB; VSLOPE/DECADE/20 =

VSLOPE/dB represents the slope in volts/dB.

As noted in Equation 1 and Equation 2, the VOUT voltage has a

negative slope. This is also the correct slope polarity to control

the gain of many power amplifiers in a negative feedback

configuration. Because both the slope and intercept vary slightly

with frequency, it is recommended to refer to the Specifications

section for application-specific values for slope and intercept.

AD8317 数据表(PDF) 13 Page - Analog Devices

AD8317 数据表(HTML) 13 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20

数据表下载

链接网址

AD8317 数据表(PDF) 13 Page - Analog Devices

AD8317 数据表(HTML) 13 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20

数据表 下载

链接网址

数据表下载