CDB5376 datasheet(21/78 Pages) CIRRUS

21 / 78 page

CDB5376

DS612DB2

2.3

Digital Hardware

2.3.1

Digital Filter

The CS5376A quad digital filter performs filtering and decimation of four delta-sigma bit streams from the

CS5372 modulators. It also creates a delta-sigma bit stream output to create analog test signals in the

CS4373A test DAC.

The CS5376A requires several control signal inputs from the external system.

Configuration is completed through the SPI 1 port.

Data is collected through the SD port.

Control Signals

Description

RESETz

Reset input, active low

BOOT

Microcontroller / EEPROM boot mode select

TIMEB

Time Break input, rising edge triggered

CLK

Master clock input, 32.768 MHz

SYNC

Master synchronization input, rising edge triggered

SPI1 Signals

Description

SSIz

Serial chip select input, active low

SCK1

Serial clock input

MISO

Master in / slave out serial data

MOSI

Master out / slave in serial data

SINTz

Serial acknowledge output, active low

SSOz

Serial chip select output (unused on CDB5376)

SD Port Signals

Description

SDTKI

Token input to initiate an SD port transaction

SDRDYz

Data ready acknowledge, active low

SDCLK

Serial clock input

SDDAT

Serial data output

SDTKO

Token output (unused on CDB5376)

CDB5376 数据表(PDF) 21 Page - Cirrus Logic

CDB5376 数据表(HTML) 21 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78

数据表下载

链接网址

CDB5376 数据表(PDF) 21 Page - Cirrus Logic

CDB5376 数据表(HTML) 21 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78

数据表 下载

链接网址

数据表下载