数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AS8579-ASST 数据表(PDF) 28 Page - ams AG

部件名 AS8579-ASST
功能描述  Capacitive Sensor
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AMSCO [ams AG]
网页  http://www.ams.com
标志 AMSCO - ams AG

AS8579-ASST 数据表(HTML) 28 Page - ams AG

Back Button AS8579-ASST Datasheet HTML 24Page - ams AG AS8579-ASST Datasheet HTML 25Page - ams AG AS8579-ASST Datasheet HTML 26Page - ams AG AS8579-ASST Datasheet HTML 27Page - ams AG AS8579-ASST Datasheet HTML 28Page - ams AG AS8579-ASST Datasheet HTML 29Page - ams AG AS8579-ASST Datasheet HTML 30Page - ams AG AS8579-ASST Datasheet HTML 31Page - ams AG AS8579-ASST Datasheet HTML 32Page - ams AG Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 44 page
background image
Document Feedback
AS8579
Register Description
Datasheet
• PUBLIC
DS000707
• v4-01 • 2022-Jun-08
43
│ 27
Figure 24:
I-Channel Data
Name
Bit String (13:0)
Read/Write
Description
ACCU I
XX00 0000 0000 0000
R
Data Register
7.2.4
Q-Channel Data (Address 0x04)
According to the register settings the Accumulated Data for the Q-Channel. Dependent on the
accumulation setting in the ADCTL register (0x2A/0x3A), the value can be from 12 up to 14 bits.
The content of the register can be read out with command 0x90.
Figure 25:
Q-Channel Data
Name
Bit String (13:0)
Read/Write
Description
ACCU Q
XX00 0000 0000 0000
R
Data Register
7.2.5
ADC Status Register (Address 0x05)
The 0x05 command is used to read the “ADC Complete” status bit (Bit [0] from Register 0x05). This bit
is set when the ADC has completed the accumulation of the programmed samples of both the I and Q
data signals and placed the data in the SPI output registers. The bit is cleared upon reading the
combined data registers (0x90 command) or when a new ADC cycle is initiated.
Figure 26:
ADC Status
Name
Bit Position
Read/Write
Measurement Data
ADC complete
0
R
Bit is set (1) when ADC has completed
accumulation.
7.2.6
CLK_E Timing Selection Register (Address 0x20/0x30)
The 0x30 command controls the division factor (EDIV [3:0]) applied to CLK_E pin to generate the
internal system clock. The division factor is programmable from 1 to 12. Default value at power-up is
12. The 0x20 command is used to read the current value of EDIV. The applied system clock must be
at 4 MHz after the CLK_E Frequency dividing factor. (e.g.48 MHz / 12 = 4 MHz)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com