CSG14K_CSG8K datasheet(48/113 Pages) AMSCO

48 / 113 page

Document Feedback

CSG14K_CSG8K

Functional Description

Datasheet

• PUBLIC

DS000571

• v1-00 • 2020-Dec-15

112

│ 47

Figure 49:

State Diagram: Streaming Mode

Because of the nature of the streaming mode, there is no such thing as invalid or special control

timing. Once started, it will be forever looping and all further REQ_EXP and REQ_FRAME pulses are

ignored.

7.2.8

Software Commands

Figure 50:

Software Command Registers

Reg.Name

Bank

Addr

Bits

CMD_REGS.CMD_RST_SOFT_N

[0]

CMD_REGS.CMD_REQ_EXP

[1]

CMD_REGS.CMD_REQ_FRAME

[2]

CMD_REGS.CMD_HALT_BLOCK

[3]

CMD_REGS.CMD_HALT_NBLOCK

[4]

The register bits CMD_REQ_EXP and CMD_REQ_FRAME are equivalent to their sensor input

counterparts REQ_EXP and REQ_FRAME. The sensor REQ_EXP and REQ_FRAME inputs can

therefore be tied low to use the register uploads for frame timing control. By setting the CMD register

bit, the respective command is sent to the internal control logic. The CMD bits are not automatically

1st

EXPOSURE

GLOB

IDLE

RESET

READOUT

(N)

EXPOSURE

(N+1)

rising (REQ_EXP)

after (exposure time)

after (frame time)

after (ExpDelay) **

=> ExpDelay = frame time

– exp time

HALT command

CSG14K_CSG8K 数据表(PDF) 48 Page - ams AG

CSG14K_CSG8K 数据表(HTML) 48 Page - ams AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载