数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CS3318 数据表(PDF) 18 Page - Cirrus Logic

部件名 CS3318
功能描述  8-Channel Analog Volume Control
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  CIRRUS [Cirrus Logic]
网页  http://www.cirrus.com
标志 CIRRUS - Cirrus Logic

CS3318 数据表(HTML) 18 Page - Cirrus Logic

Back Button CS3318 Datasheet HTML 14Page - Cirrus Logic CS3318 Datasheet HTML 15Page - Cirrus Logic CS3318 Datasheet HTML 16Page - Cirrus Logic CS3318 Datasheet HTML 17Page - Cirrus Logic CS3318 Datasheet HTML 18Page - Cirrus Logic CS3318 Datasheet HTML 19Page - Cirrus Logic CS3318 Datasheet HTML 20Page - Cirrus Logic CS3318 Datasheet HTML 21Page - Cirrus Logic CS3318 Datasheet HTML 22Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 44 page
background image
18
DS693F1
CS3318
Combining the multiple group addressing capabilities of the CS3318 (as detailed in section 5.8.2 on
page 24) with the internal master control mapping abilities described above allows the configuration and
direct addressing of multiple logical groups of channels across multiple CS3318 devices within a system.
5.4.2
Volume & Muting Control Implementation
Figure 6 below diagrams in detail the volume and muting control architecture of the CS3318 for an arbi-
trary channel ‘N’.
This diagram incorporates all volume and muting control concepts presented in sections 5.4 - 5.6; it is
included as a reference and will serve to corroborate the information presented in these sections.
Referenced Control
Register Location
Master X Mask .................... “Master 1 Mask - Address 10h” on page 36
“Master 2 Mask - Address 13h” on page 37
“Master 3 Mask - Address 16h” on page 38
Limit Volume Result
-96 dB to +22 dB
Ch. N - Volume
Register N
Ch. N - ¼ dB Control
Register 09h, Bit N-1
Σ
Ch. N Master 2 Mask
Register 13h, Bit N-1
Hardware Mute Input
Pin 4
Master 1 - Mute
Register 12h, Bit 1
Mute
Channel N - Mute
Register 0Ah, Bit N-1
Master 3 - Mute
Register 18h, Bit 1
Master 2 - Mute
Register 15h, Bit 1
Ch. N Master 1 Mask
Register 10h, Bit N-1
Ch. N Master 3 Mask
Register 16h, Bit N-1
_
+
Channel N
REFI
REFO
Input
Output
Σ
Mask 1
Mask 2
Mask 3
Master 1 - Volume
Register 11h
Master 1 - ¼ dB
Register 12h, Bit 0
Σ
Master 2 - Volume
Register 14h
Master 2 - ¼ dB
Register 15h, Bit 0
Σ
Mask 2
Master 3 - Volume
Register 17h
Master 3 - ¼ dB
Register 18h, Bit 0
Σ
Mask 3
Mask 1
Mask 1
Mask 3
Σ
Σ
Mask 2
Mute Input Enable
Register 0Bh, Bit 5
Mute if result is
less than -96 dB.
Figure 6. Volume & Muting Control Implementation



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com