| 数据搜索系统,热门电子元器件搜索 |
|
WS1A3940-V2-R3K 数据表(PDF) 4 Page - WOLFSPEED, INC. |
|
|
|||||||||||||||||||||||||||||
WS1A3940-V2-R3K 数据表(HTML) 4 Page - WOLFSPEED, INC. |
|
4 / 7 page ![]() WS1A3940 4 Rev. 03, 2023-02-04 © 2023 Wolfspeed, Inc. All rights reserved. Wolfspeed® and the Wolfstreak logo are registered trademarks and the Wolfspeed logo is a trademark of Wolfspeed, Inc. The information in this document is subject to change without notice. 4600 Silicon Drive | Durham, NC 27703 | Tel: +1.919.313.5300 Pinout Diagram (top view) Source (metalized backside) Index marking Peak Main 16 17 18 19 20 15 14 13 12 11 10 9 8 7 6 1 2 3 4 5 Source (metalized backside) Index marking Peak Main 16 17 18 19 20 15 14 13 12 11 10 9 8 7 6 1 2 3 4 5 RFIN(PEAK) RFIN(PEAK) GND RFIN(MAIN) RFOUT(MAIN) + VDS(MAIN) RFOUT(MAIN) + VDS(MAIN) RFIN(MAIN) GND RFOUT(PEAK) + VDS(PEAK) RFOUT(PEAK) + VDS(PEAK) Bias Sequencing Bias ON 1. Ensure RF is turned off 2. Apply pinch-off voltage of –5 V to the gate 3. Apply nominal drain voltage 4. Bias gate to desired quiescent drain current 5. Apply RF Bias OFF 1. Turn RF off 2. Apply pinch-off voltage to the gate 3. Turn-off drain voltage 4. Turn-off gate voltage |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |