 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
M16C/62P 数据表(PDF) 63 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
M16C/62P 数据表(HTML) 63 Page - Renesas Technology Corp |
|
|
63 / 87 page  VCC1 = VCC2 = 3V M16C/62 Group (M16C/62P, M16C/62PT) 5. Electrical Characteristics (M16C/62P) 4 8 f o 3 0 0 2 , 7 0 . v o N 0 1 . 2 . v e R page 63 Figure 5.14 Timing Diagram (3) Measuring conditions : • VCC1=VCC2=3V • Input timing voltage : Determined with VIL=0.6V, VIH=2.4V • Output timing voltage : Determined with VOL=1.5V, VOH=1.5V Memory Expansion Mode, Microprocessor Mode BCLK HOLD input HLDA output P0, P1, P2, P3, P4, P5_0 to P5_2 (1) (Common to setting with wait and setting without wait) th(BCLK–HOLD) tsu(HOLD–BCLK) (Effective for setting with wait) td(BCLK–HLDA) td(BCLK–HLDA) Hi–Z RDY input tsu(RDY–BCLK) th(BCLK–RDY) BCLK RD (Multiplexed bus) (Multiplexed bus) WR, WRL, WRH WR, WRL, WRH (Separate bus) RD (Separate bus) NOTES: 1. These pins are set to high-impedance regardless of the input level of the BYTE pin, PM06 bit in PM0 register and PM11 bit in PM1 register. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
