数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TMPR4925 数据表(PDF) 13 Page - Toshiba Semiconductor

部件名 TMPR4925
功能描述  64-Bit TX System RISC TX49 Family
PDF  590 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TOSHIBA [Toshiba Semiconductor]
网页  http://www.semicon.toshiba.co.jp/eng
标志 TOSHIBA - Toshiba Semiconductor

TMPR4925 数据表(HTML) 13 Page - Toshiba Semiconductor

Back Button TMPR4925 Datasheet HTML 9Page - Toshiba Semiconductor TMPR4925 Datasheet HTML 10Page - Toshiba Semiconductor TMPR4925 Datasheet HTML 11Page - Toshiba Semiconductor TMPR4925 Datasheet HTML 12Page - Toshiba Semiconductor TMPR4925 Datasheet HTML 13Page - Toshiba Semiconductor TMPR4925 Datasheet HTML 14Page - Toshiba Semiconductor TMPR4925 Datasheet HTML 15Page - Toshiba Semiconductor TMPR4925 Datasheet HTML 16Page - Toshiba Semiconductor TMPR4925 Datasheet HTML 17Page - Toshiba Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 590 page
background image
Table of Contents
ix
17.4.6
SPI Data Register (SPDR) 0xF818 ....................................................................................................17-16
18. NAND Flash Memory Controller..........................................................................................................................18-1
18.1
Characteristics ..............................................................................................................................................18-1
18.2
Block Diagram..............................................................................................................................................18-1
18.3
Detailed Explanation ....................................................................................................................................18-2
18.3.1
Access to NAND Flash Memory .........................................................................................................18-2
18.3.2
ECC Control ........................................................................................................................................18-4
18.4
Registers .......................................................................................................................................................18-5
18.4.1
NAND Flash Memory Data Transfer Register (NDFDTR) 0xC000 ...................................................18-5
18.4.2
NAND Flash Memory Mode Control Register (NDFMCR) 0xC004 ..................................................18-6
18.4.3
NAND Flash Memory Status Register (NDFSR) 0xC008...................................................................18-7
18.4.4
NAND Flash Memory Interrupt Status Register (NDFISR) 0xC00C..................................................18-8
18.4.5
NAND Flash Memory Interrupt Mask Register (NDFIMR) 0xC010 ..................................................18-9
18.4.6
NAND Flash Memory Strobe Pulse Width Register (NDFSPR) 0xC014 .........................................18-10
18.4.7
NAND Flash Memory Reset Register (NDFRSTR) 0xC018 ............................................................18-11
18.5
Timing Diagrams ........................................................................................................................................18-12
18.5.1
Command and Address Cycle............................................................................................................18-12
18.5.2
Data Read Cycle ................................................................................................................................18-13
18.5.3
Data Write Cycle................................................................................................................................18-15
18.6
Example of Using NAND Flash Memory ..................................................................................................18-16
19. Real Time Clock (RTC).........................................................................................................................................19-1
19.1
Features.........................................................................................................................................................19-1
19.2
Block Diagrams ............................................................................................................................................19-2
19.3
Operations.....................................................................................................................................................19-3
19.3.1
Operation .............................................................................................................................................19-3
19.3.2
Interrupt ...............................................................................................................................................19-3
19.4
Registers .......................................................................................................................................................19-3
19.4.1
RTC Register (High) (RTCHI) 0xF900................................................................................................19-4
19.4.2
RTC Register (Low) (RTCLO) 0xF904 ...............................................................................................19-4
19.4.3
Alarm Register (High) (ALARMHI) 0xF908 ......................................................................................19-5
19.4.4
Alarm Register (Low) (ALARMLO) 0xF90C .....................................................................................19-5
19.4.5
RTC Control Register (RTCCTRL) 0xF910 ........................................................................................19-6
19.4.6
RTC Interrupt Status Register (RTCINT) 0xF914 ...............................................................................19-7
20. Removed................................................................................................................................................................20-1
21. Extended EJTAG Interface ....................................................................................................................................21-1
21.1
Extended EJTAG Interface ...........................................................................................................................21-1
21.2
JTAG Boundary Scan Test ...........................................................................................................................21-2
21.2.1
JTAG Controller and Register..............................................................................................................21-2
21.2.2
Instruction Register..............................................................................................................................21-3
21.2.3
Boundary Scan Register.......................................................................................................................21-3
21.2.4
Device ID Register...............................................................................................................................21-6
21.3
Initializing the Extended EJTAG Interface...................................................................................................21-7
22. Electrical Characteristics .......................................................................................................................................22-1
22.1
Absolute Maximum Rating
(*1) .....................................................................................................................22-1
22.2
Recommended Operating Conditions
(*3)......................................................................................................22-1
22.3
DC Characteristics ........................................................................................................................................22-2
22.3.1
DC Characteristics Except for PCI Interface .......................................................................................22-2
22.3.2
DC Characteristics Except for PCI Interface .......................................................................................22-3
22.4
Power Circuit for PLL ..................................................................................................................................22-3
22.4.1
Recommended Circuit for PLL............................................................................................................22-3
22.5
AC Characteristics ........................................................................................................................................22-4
22.5.1
MASTERCLK AC Characteristics ......................................................................................................22-4
22.5.2
Power On AC Characteristics ..............................................................................................................22-4



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com