| 数据搜索系统,热门电子元器件搜索 |
|
UPD61P24CS 数据表(PDF) 14 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
UPD61P24CS 数据表(HTML) 14 Page - Renesas Technology Corp |
|
14 / 38 page ![]() µPD61P24 12 12. PORT REGISTER (P×) KI/O, KI, and the control register are handled as port registers. The table below shows the relations between the port registers and pins. Table 12-1. Relations between Port Registers and Pins Pin Input Mode Output Mode Name Read Write Read Write On Reset KI/O Pin status Output latch Pin status Output latch Undefined [input mode, output latch] KI Pin status – – – Input mode S-IN Pin status is read by RL A instruction when D0 of P1 register = 1. High impedance (D0 of P1 register = 0) P 10 P 11 P 12 P 00 P 01 P 02 K I/O7-4 K I/O3-0 P 0 P 1 P 2 Control register (H) Control register (L) K I3-0 P1 × (H) P0 × (L) |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |