UPD72012 datasheet(13/38 Pages) RENESAS

13 / 38 page

Data Sheet S13918EJ3V0DS

µPD72012

1.3 Equivalent Circuits of Pins

Type

Equivalent Circuit

Pins

Function

5 V tolerant

input pin

(Schmitt)

5 V Schmitt on-chip

RST, CS1 to CS5

3.3 V Schmitt input pin with 5 V tolerant.

5 V tolerant

input pin

5 V

CLKSEL, PSSEL,

PVSEL

3.3 V input pin with 5 V tolerant.

5 V tolerant

clock input

5 V

X1, CLK/X2

3.3 V dedicated clock input pin with 5 V

tolerant.

5 V tolerant

3.3 V output

3.3 V, I

OL=6 mA

OSL

3.3 V output pin with 5 V tolerant.

Pull-up to 5 V line is possible.

Open-drain

output pin

PP1 to PP5

Open-drain structure pin.

USB buffer

IN/OUT(D+)

–)

RxDATA

RxSE0

TxDATA

UD0, UD1, D10 to

D50, D11 to D51

USB buffer. The two kinds of receiver are

DATA receiver and SE0 (single end 0) receiver

on the receiving side.

On the sending side, rise and fall times are

managed in the last stage of the buffer in

order to create a difference between low-speed

and full-speed.

UPD72012 数据表(PDF) 13 Page - Renesas Technology Corp

UPD72012 数据表(HTML) 13 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38

数据表下载

链接网址

UPD72012 数据表(PDF) 13 Page - Renesas Technology Corp

UPD72012 数据表(HTML) 13 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38

数据表 下载

链接网址

数据表下载