| 数据搜索系统,热门电子元器件搜索 |
|
M41T93 数据表(PDF) 10 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
M41T93 数据表(HTML) 10 Page - STMicroelectronics |
|
10 / 49 page ![]() Summary description M41T93 10/49 Figure 5. Hardware hookup 1. Open drain output 2. CPOL (Clock Polarity) and CPHA (Clock Phase) are bits that may be set in the SPI Control Register of the MCU. 1. SDO remains at High Z until eight bits of data are ready to be shifted out during a READ. Figure 6. Data and clock timing AI11822 VCC Reset Input (ST6, ST7, ST9, ST10, Others) SCL (2) SPI Interface with (CPOL, CPHA) = (0,0) or (1,1) SDI SDO CS 32kHz CLKIN XO XI M41T93 MCU VSS VBAT IRQ/FT/OUT (1) RST (1) SDI SQW SDO SCL VCC INT E VCC Table 2. Function table Mode E SCL SDI SDO Disable Reset H Input Disabled Input disabled High Z WRITE L Data bit latch High Z READ L X Next data bit shift (1) AI04630 AI04631 AI04632 C C MSB LSB CPHA SDI 0 1 CPOL 0 1 MSB LSB SDO |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |