| 数据搜索系统,热门电子元器件搜索 |
|
M25P64-VMF6TP 数据表(PDF) 7 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
M25P64-VMF6TP 数据表(HTML) 7 Page - STMicroelectronics |
|
7 / 49 page ![]() M25P64 Description 7/49 Figure 1. Logic diagram Figure 2. VDFPN connections 1. There is an exposed central pad on the underside of the VDFPN package. This is pulled, internally, to VSS, and must not be allowed to be connected to any other voltage or signal line on the PCB. 2. See Section 11: Package mechanical for package dimensions, and how to identify pin-1. Table 1. Signal names Signal name Function Direction C Serial Clock Input D Serial Data Input Input Q Serial Data Output Output S Chip Select Input W/VPP Write Protect/Enhanced Program Supply Voltage Input HOLD Hold Input VCC Supply Voltage VSS Ground AI07485B S VCC M25P64 HOLD VSS W/VPP Q C D 1 AI08595B 2 3 4 8 7 6 5 D VSS C HOLD Q SVCC W/VPP M25P64 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |