| 数据搜索系统,热门电子元器件搜索 |
|
M50FLW040B 数据表(PDF) 8 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
M50FLW040B 数据表(HTML) 8 Page - STMicroelectronics |
|
8 / 64 page ![]() Summary description M50FLW040A, M50FLW040B 8/64 Figure 1. Logic diagram (FWH/LPC interface) 1. ID3 is Reserved for Future Use (RFU) in LPC mode. Table 1. Signal names (FWH/LPC Interface) FWH0/LAD0-FWH3/LAD3 Input/Output Communications FWH4/LFRAME Input Communication Frame ID0-ID3 Identification Inputs GPI0-GPI4 General Purpose Inputs IC Interface Configuration RP Interface Reset INIT CPU Reset CLK Clock TBL Top Block Lock WP Write Protect RFU Reserved for Future Use. Leave disconnected VCC Supply Voltage VPP Optional Supply Voltage for Fast Program and Erase Operations VSS Ground NC Not Connected Internally AI08417B 4 FWH4/LFRAME FWH0/LAD0 FWH3/LAD3 VCC M50FLW040A M50FLW040B CLK VSS 4 IC RP TBL 5 INIT WP ID0-ID31 GPI0-GPI4 VPP |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |