DSP56004SLASHD datasheet(21/82 Pages) FREESCALE

21 / 82 page

Signal/Connection Descriptions

Serial Audio Interface (SAI)

MOTOROLA

DSP56004/D, Rev. 3

1-15

SAI Transmitter Section

Table 1-10

Serial Audio Interface (SAI) Transmitter signals

Signal

Name

Signal

Type

State

during

Reset

Signal Description

SDO0

Output

Driven

High

Serial Data Output 0 (SDO0)

—SDO0 is the serial output for

transmitter 0. SDO0 is driven high if transmitter 0 is disabled,

during individual reset, hardware reset, and software reset,

or when the DSP is in the Stop state.

SDO1

Output

Driven

High

Serial Data Output 1 (SDO1)

—SDO1 is the serial output for

transmitter 1. SDO1 is driven high if transmitter 1 is disabled,

during individual reset, hardware reset and software reset, or

when the DSP is in the Stop state.

SDO2

Output

Driven

High

Serial Data Output 2 (SDO2)

—SDO2 is the serial output for

transmitter 2. SDO2 is driven high if transmitter 2 is disabled,

during individual reset, hardware reset and software reset, or

when the DSP is in the Stop state.

SCKT

Input or

Output

Tri-stated

Serial Clock Transmit (SCKT)

—This signal provides the

clock for the SAI. SCKT can be an output if the transmit

section is configured as a master, or a Schmitt-trigger input if

the transmit section is configured as a slave. When the SCKT

is an output, it provides an internally generated SAI transmit

clock to external circuitry. When the SCKT is an input, it

allows external circuitry to clock data out of the SAI.

Note:

SCKT is high impedance if all transmitters are disabled

(individual reset), during hardware reset, software reset, or

while the DSP is in the Stop state. While in the high

impedance state, the internal input buffer is disconnected

from the pin and no external pull-up is necessary.

WST

Input or

Output

Tri-stated

Word Select Transmit (WST)

—WST is an output if the

transmit section is programmed as a master, and a Schmitt-

trigger input if it is programmed as a slave. WST is used to

synchronize the data word and select the left/right portion of

the data sample.

Note:

WST is high impedance if all transmitters are disabled

(individual reset), during hardware or software reset, or

while the DSP is in the Stop state. While in the high

impedance state, the internal input buffer is disconnected

from the pin and no external pull-up is necessary.

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

DSP56004/D 数据表(PDF) 21 Page - Freescale Semiconductor, Inc

DSP56004/D 数据表(HTML) 21 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82

数据表下载

链接网址

DSP56004/D 数据表(PDF) 21 Page - Freescale Semiconductor, Inc

DSP56004/D 数据表(HTML) 21 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82

数据表 下载

链接网址

数据表下载