MP6551

– 14V, 5A, H-BRIDGE MOTOR DRIVER

MP6551 Rev. 1.0

MonolithicPower.com

4

7/7/2021

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.

© 2021 MPS. All Rights Reserved.

ELECTRICAL CHARACTERISTICS

VIN = 4V, TA = 25°C, unless otherwise noted.

Parameter

Symbol

Condition

Min

Typ

Max

Units

Power Supply

Input supply voltage

VIN

2.5

14

V

Quiescent current

I

Q

No load current

2.5

4

mA

I

SLEEP

Sleep mode

10.5

14.5

µA

Internal MOSFETs

High-side MOSFET (HS-FET)

output on resistance

R

DS(ON)_HS

I

OUT = 1A, TJ = 25°C

15

19

m

Ω

Low-side MOSFET (LS-FET)

output on resistance

R

DS(ON)_LS

I

OUT = 1A, TJ = 25°C

12

16

mΩ

Body diode forward voltage

VF

I

OUT = 2A

0.8

V

Control Logic

Input logic low threshold

VIN_LOW

0.8

V

Input logic high threshold

VIN_HIGH

1.5

V

Logic input current

IIN_HIGH

VIH = 5V

-20

+20

µA

IIN_LOW

VIL = 0.8V

-20

+20

µA

Internal pull-down resistance

R

PD

500

k

Ω

nFault Output (Open-Drain Output)

Low output voltage

VOUT_LOW

IOUT = 5mA

0.5

V

High output leakage current

IOUT_HIGH

VOUT = 3.3V

1

µA

Protection Circuits

Under-voltage lockout (UVLO)

rising threshold

V

UVLO_RISING

2.5

2.7

V

UVLO hysteresis

V

UVLO_HYS

500

mV

Peak current limit

IOCP1

Sink

10

14

A

IOCP2

Source

8.5

11.5

A

Thermal shutdown (6)

TSD

150

°C

Thermal shutdown hysteresis (6)

TSD_HYS

15

°C

Current Sense (CS)

CS ratio

1 /

10,000

A/A

CS output current

LS-FET current = 1A

120

µA

LS-FET current = -1A

-91

µA

CS output voltage swing

3.57

V

Sleep mode entry time

tSLEEP

From EN1 = EN2 = 0

1

ms

Sleep mode exit time

tWAKE

From EN1 = 1 or EN2 = 1

36

µs

Pulse-width modulation (PWM)

frequency

fPWM

RSR

= 0Ω

500

kHz

Output rise time (6)

tRISING

RSR

= 3MΩ, 10Ω load to

GND

3

µs

Output fall time (6)

tFALLING

Propagation delay (6)

tPD_RISING

IN1/IN2 rising to

OUT1/OUT2 rising

500

ns

tPD_FALLING

IN1/IN2 falling to

OUT1/OUT2 falling

400

ns

Output enable time (6)

tOUT_EN

EN1/EN2 to OUT1/OUT2,

active

95

ns

Output disable time (6)

tOUT_DIS

EN1/EN2 to OUT1/OUT2,

Hi-Z

170

ns

Note:

6) Not tested in production.