数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

WM8521 数据表(PDF) 8 Page - Wolfson Microelectronics plc

部件名 WM8521
功能描述  Stereo DAC with Integrated Output Stage for 2Vrms LINE OUT
PDF  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  WOLFSON [Wolfson Microelectronics plc]
网页  http://www.wolfsonmicro.com
标志 WOLFSON - Wolfson Microelectronics plc

WM8521 数据表(HTML) 8 Page - Wolfson Microelectronics plc

Back Button WM8521 Datasheet HTML 4Page - Wolfson Microelectronics plc WM8521 Datasheet HTML 5Page - Wolfson Microelectronics plc WM8521 Datasheet HTML 6Page - Wolfson Microelectronics plc WM8521 Datasheet HTML 7Page - Wolfson Microelectronics plc WM8521 Datasheet HTML 8Page - Wolfson Microelectronics plc WM8521 Datasheet HTML 9Page - Wolfson Microelectronics plc WM8521 Datasheet HTML 10Page - Wolfson Microelectronics plc WM8521 Datasheet HTML 11Page - Wolfson Microelectronics plc WM8521 Datasheet HTML 12Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 20 page
background image
WM8521
Production Data
w
PD Rev 4.1 August 2006
8
MASTER CLOCK TIMING
MCLK
t
MCLKL
t
MCLKH
t
MCLKY
Figure 1 Master Clock Timing Requirements
Test Conditions
AVDD = 12V, DVDD = 3.3V, AGND / DGND = 0V, TA = +25
oC, fs = 48kHz, MCLK = 256fs unless otherwise stated.
PARAMETER
SYMBOL
TEST CONDITIONS
MIN
TYP
MAX
UNIT
System Clock Timing Information
MCLK Master clock pulse width
high
tMCLKH
11
ns
MCLK Master clock pulse width
low
tMCLKL
11
ns
MCLK Master clock cycle time
tMCLKY
28
ns
MCLK Duty cycle
40:60
60:40
Time from MCLK stopping to
digital reset
1.5
12
µs
DIGITAL AUDIO INTERFACE
Figure 2 Digital Audio Data Timing
Test Conditions
AVDD = 12V, DVDD = 3.3V, AGND / DGND = 0V, TA = +25
oC, fs = 48kHz, MCLK = 256fs unless otherwise stated.
PARAMETER
SYMBOL
TEST CONDITIONS
MIN
TYP
MAX
UNIT
Audio Data Input Timing Information
BCLK cycle time
tBCY
50
ns
BCLK pulse width high
tBCH
20
ns
BCLK pulse width low
tBCL
20
ns
LRCLK set-up time to BCLK
rising edge
tLRSU
10
ns
LRCLK hold time from
BCLK rising edge
tLRH
10
ns
DIN set-up time to BCLK
rising edge
tDS
10
ns
DIN hold time from BCLK
rising edge
tDH
10
ns
BCLK
LRCLK
BCH
BCL
BCY
DIN
LRSU
DS
LRH
DH



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com