数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

WM8591GEDS/V 数据表(PDF) 27 Page - Wolfson Microelectronics plc

部件名 WM8591GEDS/V
功能描述  24-bit, 192kHz Stereo CODEC
PDF  51 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  WOLFSON [Wolfson Microelectronics plc]
网页  http://www.wolfsonmicro.com
标志 WOLFSON - Wolfson Microelectronics plc

WM8591GEDS/V 数据表(HTML) 27 Page - Wolfson Microelectronics plc

Back Button WM8591GEDS/V Datasheet HTML 23Page - Wolfson Microelectronics plc WM8591GEDS/V Datasheet HTML 24Page - Wolfson Microelectronics plc WM8591GEDS/V Datasheet HTML 25Page - Wolfson Microelectronics plc WM8591GEDS/V Datasheet HTML 26Page - Wolfson Microelectronics plc WM8591GEDS/V Datasheet HTML 27Page - Wolfson Microelectronics plc WM8591GEDS/V Datasheet HTML 28Page - Wolfson Microelectronics plc WM8591GEDS/V Datasheet HTML 29Page - Wolfson Microelectronics plc WM8591GEDS/V Datasheet HTML 30Page - Wolfson Microelectronics plc WM8591GEDS/V Datasheet HTML 31Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 27 / 51 page
background image
Production Data
WM8591
w
PD Rev 4.0 December 2005
27
ADC MUTE
Each ADC channel also has an individual mute control bit, which mutes the input to the ADC PGA.
By setting the LRBOTH bit (reg22, bit 8) both channels can be muted simultaneously.
REGISTER ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R21 (15h)
0010101
ADC Mute Left
1
MUTELA
0
ADC Mute Select
0 : Normal Operation
1: mute ADC left
R21 (15h)
0001111
ADC Mute Right
0
MUTERA
0
ADC Mute Select
0 : Normal Operation
1: mute ADC right
DE-EMPHASIS MODE
The De-emphasis filter for the DAC is enabled under the control of DEEMP.
REGISTER ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R9 (09h)
0001001
DAC De-emphasis
Control
0
DEEMPH
0
De-emphasis Mode Select:
0 : Normal Mode
1: De-emphasis Mode
Refer to Figure 30, Figure 31, Figure 32, Figure 33, Figure 34 and Figure 35 for details of the De-
Emphasis modes at different sample rates.
POWERDOWN MODE AND ADC/DAC DISABLE
Setting the PDWN register bit immediately powers down the WM8591, including the references,
overriding all other powerdown control bits. All trace of the previous input samples is removed, but all
control register settings are preserved. When PDWN is cleared, the digital filters will be re-initialised.
It is recommended that the buffer, ADC and DAC are powered down before setting PDWN.
REGISTER ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R13 (0Dh)
0001101
Powerdown Control
0
PDWN
0
Power Down Mode Select:
0 : Normal Mode
1: Power Down Mode
The ADC and DAC may also be powered down by setting the ADCPD and DACPD disable bits.
Setting ADCPD will disable the ADC and select a low power mode. The ADC digital filters will be
reset and will reinitialise when ADCPD is reset. The DAC has a separate disable DACPD. Setting
DACPD will disable the DAC, mixer and output PGAs. Resetting DACPD will reinitialise the digital
filters.
REGISTER ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
1
ADCPD
0
ADC Powerdown:
0 : Normal Mode
1: Power Down Mode
R13 (0Dh)
0001101
Powerdown Control
2
DACPD
0
DAC Powerdown:
0 : Normal Mode
1: Power Down Mode



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com