AT89S53_06 datasheet(29/35 Pages) ATMEL

29 / 35 page

AT89S53

0787E–MICRO–3/06

Shift Register Mode Timing Waveforms

AC Testing Input/Output Waveforms(1)

Notes:

1. AC Inputs during testing are driven at V

CC - 0.5V

for a logic 1 and 0.45V for a logic 0. Timing measure-

ments are made at VIH min. for a logic 1 and VIL max.

for a logic 0.

Float Waveforms(1)

Notes:

1. For timing purposes, a port pin is no longer floating

when a 100 mV change from load voltage occurs. A

port pin begins to float when a 100 mV change from

the loaded V

OH/VOL level occurs.

Serial Port Timing: Shift Register Mode Test Conditions

The values in this table are valid for V

CC = 4.0V to 6V and Load Capacitance = 80 pF

Symbol

Parameter

12 MHz Oscillator

Variable Oscillator

Units

Min

Max

Min

Max

tXLXL

Serial Port Clock Cycle Time

1.0

12tCLCL

µs

tQVXH

Output Data Setup to Clock Rising

Edge

700

10tCLCL - 133

tXHQX

Output Data Hold after Clock Rising

Edge

2tCLCL - 117

XHDX

Input Data Hold after Clock Rising

Edge

tXHDV

Clock Rising Edge to Input Data

Valid

700

10tCLCL - 133

AT89S53 数据表(PDF) 29 Page - ATMEL Corporation

AT89S53 数据表(HTML) 29 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35

数据表下载

链接网址

AT89S53 数据表(PDF) 29 Page - ATMEL Corporation

AT89S53 数据表(HTML) 29 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35

数据表 下载

链接网址

数据表下载