M750000004 datasheet(126/129 Pages) SPANSION

126 / 129 page

124

Am75PDL191CHHa/Am75PDL193CHHa

January 14, 2004

ADV ANCE

I N FO RMAT I O N

TIMING DIAGRAMS

Notes: Write Cycle

1. A write occurs during the overlap (t

WP) of low CS#1s and low WE#. A write begins when CS#1s goes low and WE# goes low

with asserting UB# or LB# for single byte operation or simultaneously asserting UB# and LB# for double byte operation. A

write ends at the earliest transition when CS#1s goes high and WE# goes high. The t

WP is measured from the beginning of

write to the end of write.

2. t

CW is measured from the CS#1s going low to the end of write.

3. t

AS is measured from the address valid to the beginning of write.

4. t

WR is measured from the end of write to the address change. tWR is applied in case a write ends with CS#1s or WE# going high.

Notes: Deep Power Down Mode

1. When you toggle CS2s pin low, the device gets into the Deep Power Down mode after 0.5 ms suspend period.

2. To return to normal operation, the device needs Wake-up period.

3. Wake Up sequence is just the same as Power Up sequence.

Figure 33.

Timing Waveform of Write Cycle 3

Address

Data Valid

UB#, LB#

WE#

Data in

Data out

High-Z

tWC

tCW(2)

tBW

tWP(1)

tDH

tDW

tWR(4)

tAW

tAS(3)

CS#1s

CS2s

MODE

Deep Power Down Mode

Normal Operation

0.5

µs

200

µs

Normal Operation

Suspend

Wake up

CS#1s

M750000004 数据表(PDF) 126 Page - SPANSION

M750000004 数据表(HTML) 126 Page - SPANSION

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载