数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

HIP6004BCV 数据表(PDF) 9 Page - Intersil Corporation

部件名 HIP6004BCV
功能描述  Buck and Synchronous-Rectifier (PWM) Controller and Output Voltage Monitor
PDF  15 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  INTERSIL [Intersil Corporation]
网页  http://www.intersil.com/cda/home
标志 INTERSIL - Intersil Corporation

HIP6004BCV 数据表(HTML) 9 Page - Intersil Corporation

Back Button HIP6004BCV Datasheet HTML 5Page - Intersil Corporation HIP6004BCV Datasheet HTML 6Page - Intersil Corporation HIP6004BCV Datasheet HTML 7Page - Intersil Corporation HIP6004BCV Datasheet HTML 8Page - Intersil Corporation HIP6004BCV Datasheet HTML 9Page - Intersil Corporation HIP6004BCV Datasheet HTML 10Page - Intersil Corporation HIP6004BCV Datasheet HTML 11Page - Intersil Corporation HIP6004BCV Datasheet HTML 12Page - Intersil Corporation HIP6004BCV Datasheet HTML 13Page - Intersil Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 15 page
background image
9
The PWM wave is smoothed by the output filter (LO and CO).
The modulator transfer function is the small-signal transfer
function of VOUT/VE/A. This function is dominated by a DC
Gain and the output filter (LO and CO), with a double pole
break frequency at FLC and a zero at FESR. The DC Gain of
the modulator is simply the input voltage (VIN) divided by the
peak-to-peak oscillator voltage
∆VOSC.
Modulator Break Frequency Equations
The compensation network consists of the error amplifier
(internal to the HIP6004B) and the impedance networks ZIN
and ZFB. The goal of the compensation network is to provide
a closed loop transfer function with the highest 0dB crossing
frequency (f0dB) and adequate phase margin. Phase margin
is the difference between the closed loop phase at f0dB and
180 degrees
. The equations below relate the compensation
network’s poles, zeros and gain to the components (R1, R2,
R3, C1, C2, and C3) in Figure 7. Use these guidelines for
locating the poles and zeros of the compensation network:
1. Pick Gain (R2/R1) for desired converter bandwidth.
2. Place 1ST Zero Below Filter’s Double Pole (~75% FLC).
3. Place 2ND Zero at Filter’s Double Pole.
4. Place 1ST Pole at the ESR Zero.
5. Place 2ND Pole at Half the Switching Frequency.
6. Check Gain against Error Amplifier’s Open-Loop Gain.
7. Estimate Phase Margin - Repeat if Necessary.
Compensation Break Frequency Equations
Figure 8 shows an asymptotic plot of the DC-DC converter’s
gain vs frequency. The actual Modulator Gain has a high gain
peak due to the high Q factor of the output filter and is not
shown in Figure 8. Using the above guidelines should give a
Compensation Gain similar to the curve plotted. The open
loop error amplifier gain bounds the compensation gain.
Check the compensation gain at FP2 with the capabilities of
the error amplifier. The Closed Loop Gain is constructed on
the log-log graph of Figure 8 by adding the Modulator Gain (in
dB) to the Compensation Gain (in dB). This is equivalent to
multiplying the modulator transfer function to the
compensation transfer function and plotting the gain.
The compensation gain uses external impedance networks
ZFB and ZIN to provide a stable, high bandwidth (BW)
overall loop. A stable control loop has a gain crossing with
-20dB/decade slope and a phase margin greater than 45
degrees. Include worst case component variations when
determining phase margin.
Component Selection Guidelines
Output Capacitor Selection
An output capacitor is required to filter the output and supply
the load transient current. The filtering requirements are a
function of the switching frequency and the ripple current.
The load transient requirements are a function of the slew
rate (di/dt) and the magnitude of the transient load current.
These requirements are generally met with a mix of
capacitors and careful layout.
FIGURE 7. VOLTAGE-MODE BUCK CONVERTER
COMPENSATION DESIGN
VOUT
REFERENCE
LO
CO
ESR
VIN
∆VOSC
ERROR
AMP
PWM
DRIVER
(PARASITIC)
ZFB
+
-
DACOUT
R1
R3
R2
C3
C2
C1
COMP
VOUT
FB
ZFB
HIP6004B
ZIN
COMPARATOR
DRIVER
DETAILED COMPENSATION COMPONENTS
PHASE
VE/A
+
-
+
-
ZIN
OSC
F
LC
1
2
π x L
O
x C
O
-------------------------------------------
=
F
ESR
1
2
π x ESR x C
O
--------------------------------------------
=
F
Z1
1
2
π x R
2 x C1
------------------------------------
=
F
Z2
1
2
π x R
1
R
3
+
() x C
3
-------------------------------------------------------
=
F
P1
1
2
π x R
2 x
C
1 x C2
C
1
C
2
+
----------------------



---------------------------------------------------------
=
F
P2
1
2
π x R
3 x C3
------------------------------------
=
100
80
60
40
20
0
-20
-40
-60
FP1
FZ2
10M
1M
100K
10K
1K
100
10
OPEN LOOP
ERROR AMP GAIN
FZ1
FP2
20LOG
FLC
FESR
COMPENSATION
FREQUENCY (Hz)
GAIN
20LOG
(VIN/∆VOSC)
MODULATOR
GAIN
(R2/R1)
FIGURE 8. ASYMPTOTIC BODE PLOT OF CONVERTER GAIN
CLOSED LOOP
GAIN
HIP6004B



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com