| 数据搜索系统,热门电子元器件搜索 |
|
OM5232/FBB 数据表(PDF) 11 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
OM5232/FBB 数据表(HTML) 11 Page - NXP Semiconductors |
|
11 / 11 page ![]() Philips Semiconductors Product specification OM5232 CMOS single-chip 8-bit microcontroller December 1994 11 VDD–0.5 0.45V 0.2VDD+0.9 0.2VDD–0.1 NOTE: AC INPUTS DURING TESTING ARE DRIVEN AT VDD–0.5 FOR A LOGIC ’1’ AND 0.45V FOR A LOGIC ’0’. TIMING MEASUREMENTS ARE MADE AT VIH MIN FOR A LOGIC ’1’ AND VIL MAX FOR A LOGIC ’0’. Figure 7. AC Testing Input/Output VLOAD VLOAD+0.1V VLOAD–0.1V VOH–0.1V VOL+0.1V NOTE: FOR TIMING PURPOSES, A PORT IS NO LONGER FLOATING WHEN A 100MV CHANGE FROM LOAD VOLTAGE OCCURS, AND BEGINS TO FLOAT WHEN A 100mV CHANGE FROM THE LOADED VOH/VOL LEVEL OCCURS. IOH/IOL > + 20mA. Figure 8. Float Waveform TIMING REFERENCE POINTS VDD P0 EA RST XTAL1 XTAL2 VSS VDD VDD VDD IDD (NC) CLOCK SIGNAL Figure 9. IDD Test Condition, Active Mode All other pins are disconnected VDD P0 RST XTAL1 XTAL2 VSS VDD VDD IDD (NC) CLOCK SIGNAL P1.6 P1.7 P1.6 P1.7 EA * * * * Figure 10. IDD Test Condition, Idle Mode All other pins are disconnected VDD P0 RST XTAL1 XTAL2 VSS VDD VDD IDD (NC) Figure 11. IDD Test Condition, Power Down Mode All other pins are disconnected. VDD = 2V to 5.5V P1.6 P1.7 EA * * NOTE: * Ports 1.6 and 1.7 should be connected to VCC through resistors of sufficiently high value such that the sink current into these pins does not exceed the IOL1 specification. |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |