数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

P80CL31 数据表(PDF) 21 Page - NXP Semiconductors

部件名 P80CL31
功能描述  Low voltage 8-bit microcontrollers with UART
PDF  68 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  PHILIPS [NXP Semiconductors]
网页  http://www.nxp.com
标志 PHILIPS - NXP Semiconductors

P80CL31 数据表(HTML) 21 Page - NXP Semiconductors

Back Button P80CL31 Datasheet HTML 17Page - NXP Semiconductors P80CL31 Datasheet HTML 18Page - NXP Semiconductors P80CL31 Datasheet HTML 19Page - NXP Semiconductors P80CL31 Datasheet HTML 20Page - NXP Semiconductors P80CL31 Datasheet HTML 21Page - NXP Semiconductors P80CL31 Datasheet HTML 22Page - NXP Semiconductors P80CL31 Datasheet HTML 23Page - NXP Semiconductors P80CL31 Datasheet HTML 24Page - NXP Semiconductors P80CL31 Datasheet HTML 25Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 68 page
background image
1997 Apr 15
21
Philips Semiconductors
Product specification
Low voltage 8-bit microcontrollers with
UART
P80CL31; P80CL51
Table 5
Serial Port Control Register (address 98H)
Table 6
Description of S0CON bits
Table 7
Selection of the serial port modes
76543210
SM0
SM1
SM2
REN
TB8
RB8
TI
RI
BIT
SYMBOL
DESCRIPTION
7
SM0
These bits are used to select the serial port mode; see Table 7.
6
SM1
5
SM2
Enables the multiprocessor communication feature in Modes 2 and 3. In these modes, if
SM2 = 1, then RI will not be activated if the received 9th data bit (RB8) is a logic 0.
In Mode 1, if SM2 = 1, then RI will not be activated unless a valid stop bit was received.
In Mode 0, SM2 should be a logic 0.
4
REN
Enables serial reception and is set by software to enable reception, and cleared by
software to disable reception.
3
TB8
Is the 9th data bit that will be transmitted in Modes 2 and 3; set or cleared by software as
desired.
2
RB8
In Modes 2 and 3, is the 9th data bit received. In Mode 1, if SM2 = 0 then RB8 is the stop
bit that was received; in Mode 0, RB8 is not used.
1TI
The transmit interrupt flag. Set by hardware at the end of the 8th bit time in Mode 0, or
at the beginning of the stop bit time in the other modes, in any serial transmission. Must
be cleared by software.
0RI
The receive interrupt flag. Set by hardware at the end of the 8th bit time in Mode 0, or
halfway through the stop bit time in the other modes, in any serial transmission (except
see SM2). Must be cleared by software.
SM0
SM1
MODE
DESCRIPTION
BAUD RATE
0
0
Mode 0
Shift register
1
⁄12 × fosc
0
1
Mode 1
8-bit UART
variable
1
0
Mode 2
9-bit UART
1
⁄32 or 1⁄64 × fosc
1
1
Mode 3
9-bit UART
variable



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com