| 数据搜索系统,热门电子元器件搜索 |
|
AT83SND2CMP3 数据表(PDF) 45 Page - ATMEL Corporation |
|
|
|||||||||||||||||||||||||||||
AT83SND2CMP3 数据表(HTML) 45 Page - ATMEL Corporation |
|
45 / 97 page ![]() 45 AT83SND2CMP3 7524B–MP3–05/06 Clock Controller The USB controller clock is generated by division of the PLL clock. The division factor is given by USBCD1:0 bits in USBCLK register. Figure 30 shows the USB controller clock generator and its calculation formula. The USB controller clock frequency must always be 48 MHz. Figure 30. USB Clock Generator and Symbol USBCD1:0 USBCLK 48 MHz USB Clock USBc lk PLLclk USBCD 1 + -------------------------------- = USB CLOCK USB Clock Symbol PLL CLOCK |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |