ACT41000 datasheet(4/72 Pages) QORVO

4 / 72 page

ACT41000

Programmable Voltage, Programmable Current, Low Noise

RFPoL Step-Down Voltage Regulator

Pin Functions

NAME

DESCRIPTION

PGBIAS

Power-good output of the Mini-buck Regulator and Auxiliary LDO. Open-drain and a pull-up

resistor required. See PGBIAS Indicator Output.

VLDO

Output voltage node of the Auxiliary LDO. Connect a good quality, fixed value 1 µF capacitor

between this pin and the GND5V pin. See Auxiliary LDO.

V5V

5 V bias supply to the device and voltage feedback of the Mini-buck Regulator. Connect two

good quality capacitors in parallel, two 10 µF and one 0.1 µF between this pin and the GND5V

pin. Place the 0.1 µF capacitor with the minimum distance to the device.

GND5V

Ground node for the Mini-buck Regulator.

SW5V

Switching node of the Mini-buck Regulator.

VIN

Power supply to the device. Connect a good quality 1 µF capacitor, at least, between this pin

and the GND5V pin. On a PCB, tied to the PVIN pin.

7,8,17,18

PVIN

Power supply to the Main-buck Regulator. Connect good quality two 22 µF capacitors, at least,

between this pin and the PGND pins, also tie to the VIN pin.

9,10,15,16

PGND

Ground node for the Main-buck Regulator.

11,12,13

Switching node of the Main-buck Regulator.

BOOT

Bootstrap capacitor node for the Main-buck Regulator. Connect a good quality, fixed value 0.1

µF capacitor between this pin and the SW pin.

Power-good output of the Main-buck Regulator. Open-drain and a pull-up resistor required.

CSN

Current sense feedback input to the Main-buck Regulator. See Output Current Sensing.

FB_VO

Voltage feedback input to the Main-buck Regulator. See Reference Voltage Input.

COMP

Error amplifier output. Connect a compensation network between this pin and the AGND pin.

See Main-buck Compensation Network.

AGND

Ground node for analog blocks of the device.

DACOUT

Reference voltage output from the DAC. Usually, short to the REFIN pin. See Output Voltage

Reference.

REFIN

Reference voltage input to the Main-buck Regulator. See Reference Voltage Input.

ILIM

Output current limit programming of the Main-buck Regulator. Connect a resistor between this

pin and the AGND pin. See Output Current Reference.

ADDR

2C address selection. Connect a resistor between this pin and the ground. See I2C Address

Selection.

FREQ

Switching frequency programming of the Main-buck Regulator. Connect a resistor between this

pin and the AGND pin. See Clock Generator.

Enable logic input for the Main-buck Regulator. See Main-buck Enable Control.

SYNC

Clock synchronizing input/output for the Main-buck Regulator. See Clock Synchronizer.

SCL

Clock port of the I

2C Interface. Open-drain and a pull-up resistor required.

SDA

Data port of the I

2C Interface. Open-drain and a pull-up resistor required.

Exposed PAD

Substrate contact for power dissipation. Connect to the PGND pins with a broad pattern.

ACT41000 Data Sheet, Rev. B, 01-Apr-2022

Subject to change without notice

ACT41000 数据表(PDF) 4 Page - Qorvo, Inc

ACT41000 数据表(HTML) 4 Page - Qorvo, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72

数据表下载